- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369586 > BXM80526B700128 Octal bus buffer with 3 state outputs (inverted) PDF資料下載
參數(shù)資料
| 型號： | BXM80526B700128 |
| 英文描述： | Octal bus buffer with 3 state outputs (inverted) |
| 中文描述： | 微處理器 |
| 文件頁數(shù)： | 15/81頁 |
| 文件大?。?/td> | 598K |
| 代理商： | BXM80526B700128 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁
Mobile Intel
Celeron Processor (0.18μ) in BGA2 and Micro-PGA2 Packages
Order Number#249563-001
Datasheet
15
until STPCLK# is deasserted. A transition to the Sleep state can be made by the assertion of the
SLP# signal.
While in the Stop Grant state, assertions of FLUSH#, SMI#, INIT#, INTR, and NMI (or
LINT[1:0]) will be latched by the processor. These latched events will not be serviced until the
processor returns to the Normal state. Only one of each event will be recognized upon return to the
Normal state.
2.2.5
Quick Start State
This is a mode entered by the processor with the assertion of the STPCLK# signal when it is
configured for the Quick Start state (via the A15# strapping option). In the Quick Start state the
processor is only capable of acting on snoop transactions generated by the system bus priority
device. Because of its snooping behavior, Quick Start can only be used in a uniprocessor (UP)
configuration.
A transition to the Deep Sleep state can be made by stopping the clock input to the processor. A
transition back to the Normal state (from the Quick Start state) is made only if the STPCLK#
signal is deasserted.
While in this state the processor is limited in its ability to respond to input. It is incapable of
latching any interrupts, servicing snoop transactions from symmetric bus masters or responding to
FLUSH# or BINIT# assertions. While the processor is in the Quick Start state, it will not respond
properly to any input signal other than STPCLK#, RESET#, or BPRI#. If any other input signal
changes, then the behavior of the processor will be unpredictable. No serial interrupt messages
may begin or be in progress while the processor is in the Quick Start state.
RESET# assertion will cause the processor to immediately initialize itself, but the processor will
stay in the Quick Start state after initialization until STPCLK# is deasserted.
2.2.6
HALT/Grant Snoop State
The processor will respond to snoop transactions on the system bus while in the Auto Halt, Stop
Grant, or Quick Start state. When a snoop transaction is presented on the system bus the processor
will enter the HALT/Grant Snoop state. The processor will remain in this state until the snoop has
been serviced and the system bus is quiet. After the snoop has been serviced, the processor will
return to its previous state. If the HALT/Grant Snoop state is entered from the Quick Start state,
then the input signal restrictions of the Quick Start state still apply in the HALT/Grant Snoop
state, except for those signal transitions that are required to perform the snoop.
2.2.7
Sleep State
The Sleep state is a very low-power state in which the processor maintains its context and the
phase-locked loop (PLL) maintains phase lock. The Sleep state can only be entered from the Stop
Grant state. After entering the Stop Grant state, the SLP# signal can be asserted, causing the
processor to enter the Sleep state. The SLP# signal is not recognized in the Normal or Auto Halt
states.
The processor can be reset by the RESET# signal while in the Sleep state. If RESET# is driven
active while the processor is in the Sleep state then SLP# and STPCLK# must immediately be
driven inactive to ensure that the processor correctly initializes itself.
相關PDF資料 |
PDF描述 |
|---|---|
| BXM80532GC1600D | Octal bus buffer with 3 state outputs (inverted) |
| BXM80532GC1700D | Microprocessor |
| BXM80532GC1800D | Microprocessor |
| BXM80533B866128 | Microprocessor |
| BXM80533B933128 | Microprocessor |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| BXM80536NC1400ES L7LS | 制造商:Intel 功能描述:CELERON M,360,1.40GHZ,1M CACHE, 400MHZ FSB,1.26V,UFCPGA - Boxed Product (Development Kits) |
| BXMP1000 | 制造商:SPECTRUM 制造商全稱:Spectrum Microwave, Inc. 功能描述:RF AMPLIFIER |
| BXMP1001 | 制造商:SPECTRUM 制造商全稱:Spectrum Microwave, Inc. 功能描述:RF AMPLIFIER |
| BXMP1002 | 制造商:SPECTRUM 制造商全稱:Spectrum Microwave, Inc. 功能描述:RF AMPLIFIER |
| BXMP1003 | 制造商:SPECTRUM 制造商全稱:Spectrum Microwave, Inc. 功能描述:RF AMPLIFIER |
發(fā)布緊急采購，3分鐘左右您將得到回復。