Bit1 Address Register Bit Description 7 6 5 4 3 2 1 0 Comments Notes 0" />
參數(shù)資料
型號(hào): ADV7188BSTZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 6/112頁(yè)
文件大?。?/td> 0K
描述: IC DECODER VID MULTIFORM 80LQFP
標(biāo)準(zhǔn)包裝: 1
類型: 視頻解碼器
應(yīng)用: 機(jī)頂盒,視頻播放器,錄音機(jī)
電壓 - 電源,模擬: 3.15 V ~ 3.45 V
電壓 - 電源,數(shù)字: 1.65 V ~ 2 V
安裝類型: 表面貼裝
封裝/外殼: 80-LQFP
供應(yīng)商設(shè)備封裝: 80-LQFP(14x14)
包裝: 托盤
ADV7188
Rev. A | Page 103 of 112
Bit1
Address Register
Bit Description
7 6 5 4 3 2 1 0
Comments
Notes
0x4A
Interrupt Status 3
(Read Only)
0
No change in SD signal standard
detected at the output.
SD_OP_CHNG_Q. This bit indicates if the
SD 60 Hz or SD 50 Hz frame rate is at output.
1
A change in SD signal standard is
detected at the output.
0
No change in SD vertical sync lock
status.
SD_V_LOCK_CHNG_Q.
1
SD vertical sync lock status has
changed.
0
No change in SD horizontal sync
lock status.
SD_H_LOCK_CHNG_Q.
1
SD horizontal sync lock status has
changed.
0
No change in AD_RESULT [2:0] bits
in Status Register 1.
SD_AD_CHNG_Q. SD autodetect changed.
1
AD_RESULT [2:0] bits in Status
Register 1 have changed.
0
No change in SECAM lock status.
SCM_LOCK_CHNG_Q. SECAM lock.
1
SECAM lock status has changed.
0
No change in PAL swinging burst
lock status.
PAL_SW_LK_CHNG_Q.
1
PAL swinging burst lock status has
changed.
Reserved.
x
Not used.
Reserved.
x
Not used.
These bits can be cleared and
masked by Register 0x4B if no
change is detected and by
Register 0x4C if a change is
detected.
0
Do not clear.
SD_OP_CHNG_CLR.
1
Clears SD_OP_CHNG_Q bit.
0
Do not clear.
SD_V_LOCK_CHNG_CLR.
1
Clears SD_V_LOCK_CHNG_Q bit.
0
Do not clear.
SD_H_LOCK_CHNG_CLR.
1
Clears SD_H_LOCK_CHNG_Q bit.
0
Do not clear.
SD_AD_CHNG_CLR.
1
Clears SD_AD_CHNG_Q bit.
0
Do not clear.
SCM_LOCK_CHNG_CLR.
1
Clears SCM_LOCK_CHNG_Q bit.
0
Do not clear.
PAL_SW_LK_CHNG_CLR.
1
Clears PAL_SW_LK_CHNG_Q bit.
Reserved.
x
Not used.
0x4B
Interrupt Clear 3
(Write Only)
Reserved.
x
Not used.
0
Masks SD_OP_CHNG_Q bit.
SD_OP_CHNG_MSKB.
1
Unmasks SD_OP_CHNG_Q bit.
0
Masks SD_V_LOCK_CHNG_Q bit.
SD_V_LOCK_CHNG_MSKB.
1
Unmasks SD_V_LOCK_CHNG_Q bit.
0
Masks SD_H_LOCK_CHNG_Q bit.
SD_H_LOCK_CHNG_MSKB.
1
Unmasks SD_H_LOCK_CHNG_Q bit.
0
Masks SD_AD_CHNG_Q bit.
SD_AD_CHNG_MSKB.
1
Unmasks SD_AD_CHNG_Q bit.
0
Masks SCM_LOCK_CHNG_Q bit.
SCM_LOCK_CHNG_MSKB.
1
Unmasks SCM_LOCK_CHNG_Q bit.
0
Masks PAL_SW_LK_CHNG_Q bit.
PAL_SW_LK_CHNG_MSKB.
1
Unmasks PAL_SW_LK_CHNG_Q bit.
Reserved.
x
Not used.
0x4C
Interrupt Mask 2
(Read/Write)
Reserved.
x
Not used.
0x4E
0
Closed captioning not detected.
Interrupt Status 4
(Read Only)
VDP_CCAPD_Q.
1
Closed captioning detected.
Reserved.
x
0
CGMS/WSS data is not changed/not
available.
VDP_CGMS_WSS_CHNGD_Q. See Register
0x9C, Bit 4, of the user sub map to
determine whether an interrupt is issued for
a change in detected data or when data
is detected regardless of content.
1
CGMS/WSS data is changed/available.
These bits can be cleared by
Register 0x4F and masked by
Register 0x50.
Note that an interrupt in
Register 0x4E for the CC,
Gemstar, CGMS, WSS, VPS,
PDC, UTC, and VITC data can
be initiated by using the VDP
data slicer.
Reserved
x
相關(guān)PDF資料
PDF描述
ADV7189BBSTZ IC VIDEO DECODER SDTV 80-LQFP
ADV7194KSTZ IC ENCODER VIDEO EXT-10 80-LQFP
ADV7202KSTZ IC CODEC VIDEO 10BIT 64LQFP
ADV7311KST IC VID ENC 6-12BIT DAC'S 64LQFP
ADV7321KSTZ IC VID ENC 6-12BIT DAC'S 64LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7189 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SDTV Video Decoder
ADV7189B 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SDTV Video Decoder
ADV7189BBSTZ 功能描述:IC VIDEO DECODER SDTV 80-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器,解碼器,轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源,模擬:- 電壓 - 電源,數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799
ADV7189BBSTZ268H 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SDTV Video Decoder
ADV7189BBSTZ268H2 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SDTV Video Decoder