- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1901 > ADV7188BSTZ (Analog Devices Inc)IC DECODER VID MULTIFORM 80LQFP PDF資料下載
參數(shù)資料
| 型號： | ADV7188BSTZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 34/112頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DECODER VID MULTIFORM 80LQFP |
| 標準包裝： | 1 |
| 類型： | 視頻解碼器 |
| 應用： | 機頂盒，視頻播放器，錄音機 |
| 電壓 - 電源，模擬： | 3.15 V ~ 3.45 V |
| 電壓 - 電源，數(shù)字： | 1.65 V ~ 2 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 80-LQFP |
| 供應商設(shè)備封裝： | 80-LQFP（14x14） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁
ADV7188
Rev. A | Page 28 of 112
FSCLE, FSC Lock Enable, Address 0x51 [7]
The FSCLE bit allows the user to choose if the status of the
color subcarrier loop is taken into account when the overall
lock status is determined and presented via Bits [1:0] in Status
Register 1. The FSCLE bit must be set to 0 when operating in
YPrPb (component) mode to generate a reliable horizontal lock
status bit (INST_HLOCK).
0 (default)—Makes the overall lock status dependent on the
horizontal sync lock.
1—Makes the overall lock status dependent on the horizontal
sync lock and the FSC lock.
CIL [2:0], Count-Into-Lock, Address 0x51 [2:0]
CIL [2:0] determines the number of consecutive lines the system
must remain in the into-lock condition before reporting a locked
state in Status Register 1 [1:0]. It counts the value in lines of video.
Table 25. CIL [2:0] Function
CIL [2:0]
Description
000
1 line of video
001
2 lines of video
010
5 lines of video
011
10 lines of video
100 (default)
100 lines of video
101
500 lines of video
110
1000 lines of video
111
100,000 lines of video
COL [2:0], Count-Out-of-Lock, Address 0x51 [5:3]
COL [2:0] determines the number of consecutive lines the system
must be in the out-of-lock condition before reporting an unlocked
state in Status Register 0 [1:0]. It counts the value in lines of video.
Table 26. COL [2:0] Function
COL [2:0]
Description
000
1 line of video
001
2 lines of video
010
5 lines of video
011
10 lines of video
100 (default)
100 lines of video
101
500 lines of video
110
1000 lines of video
111
100,000 lines of video
VS_COAST_MODE [1:0], Address 0xF9 [3:2]
These bits are used to set the VS free-run (coast) frequency.
Table 27. VS_COAST_MODE [1:0] Function
VS_COAST_MODE [1:0]
Description
00 (default)
Autocoast mode—follows VS
frequency from last video input
01
Forces 50 Hz coast mode
10
Forces 60 Hz coast mode
11
Reserved
ST_NOISE_VLD, Sync Tip Noise Measurement Valid,
Address 0xDE [3], Read Only
This read-only bit measures whether ST_NOISE is valid or invalid.
0—The ST_NOISE [10:0] measurement is invalid.
1 (default)—The ST_NOISE [10:0] measurement is valid.
ST_NOISE [10:0], Sync Tip Noise Measurement,
Addresses 0xDE [2:0], 0xDF [7:0]
The ST_NOISE [10:0] measures the noise in the horizontal sync
tip over four fields and shows a readback value of the average noise.
ST_NOISE_VLD must be 1 for this measurement to be valid.
One bit of ST_NOISE [10:0] = one ADC code.
One bit of ST_NOISE [10:0] = 1.6 V/4096 = 390.625 μV.
COLOR CONTROLS
These registers allow the user to control the appearance of the
picture, including control of the active data in the event of video
being lost. These controls are independent of any other control.
For instance, brightness control is independent of picture clamping,
although both controls affect the dc level of the signal.
CON [7:0], Contrast Adjust, Address 0x08 [7:0]
These bits allow the user to adjust the contrast of the picture.
Table 28. CON [7:0] Function
CON [7:0]
Description
0x80 (default)
Gain on luma channel = 1
0x00
Gain on luma channel = 0
0xFF
Gain on luma channel = 2
SD_SAT_CB [7:0], SD Saturation Cb Channel,
Address 0xE3 [7:0]
These bits allow the user to control only the gain of the Cb
channel. The user can adjust the saturation of the picture.
Table 29. SD_SAT_CB [7:0] Function
SD_SAT_CB [7:0]
Description
0x80 (default)
Gain on Cb channel = 1
0x00
Gain on Cb channel = 0
0xFF
Gain on Cb channel = 2
SD_SAT_CR [7:0], SD Saturation Cr Channel,
Address 0xE4 [7:0]
These bits allow the user to control only the gain of the Cr
channel. The user can adjust the saturation of the picture.
Table 30. SD_SAT_CR [7:0] Function
SD_SAT_CR [7:0]
Description
0x80 (default)
Gain on Cr channel = 1
0x00
Gain on Cr channel = 0
0xFF
Gain on Cr channel = 2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7189BBSTZ | IC VIDEO DECODER SDTV 80-LQFP |
| ADV7194KSTZ | IC ENCODER VIDEO EXT-10 80-LQFP |
| ADV7202KSTZ | IC CODEC VIDEO 10BIT 64LQFP |
| ADV7311KST | IC VID ENC 6-12BIT DAC'S 64LQFP |
| ADV7321KSTZ | IC VID ENC 6-12BIT DAC'S 64LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7189 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SDTV Video Decoder |
| ADV7189B | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SDTV Video Decoder |
| ADV7189BBSTZ | 功能描述:IC VIDEO DECODER SDTV 80-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標準包裝:1 系列:- 類型:編碼器 應用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
| ADV7189BBSTZ268H | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SDTV Video Decoder |
| ADV7189BBSTZ268H2 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SDTV Video Decoder |
發(fā)布緊急采購，3分鐘左右您將得到回復。