Bit1 Address Register Bit Description 7 6 5 4 3 2 1 0 Comments Notes AD" />
參數(shù)資料
型號: ADV7188BSTZ
廠商: Analog Devices Inc
文件頁數(shù): 111/112頁
文件大小: 0K
描述: IC DECODER VID MULTIFORM 80LQFP
標(biāo)準(zhǔn)包裝: 1
類型: 視頻解碼器
應(yīng)用: 機(jī)頂盒,視頻播放器,錄音機(jī)
電壓 - 電源,模擬: 3.15 V ~ 3.45 V
電壓 - 電源,數(shù)字: 1.65 V ~ 2 V
安裝類型: 表面貼裝
封裝/外殼: 80-LQFP
供應(yīng)商設(shè)備封裝: 80-LQFP(14x14)
包裝: 托盤
ADV7188
Rev. A | Page 98 of 112
Bit1
Address
Register
Bit Description
7 6 5 4 3 2 1 0 Comments
Notes
ADC3_SW [3:0].
0 0 0 0
No connection
0 0 0 1
No connection
0 0 1 0
No connection
0 0 1 1
No connection
0 1 0 0
AIN4
0 1 0 1
No connection
0 1 1 0
No connection
0 1 1 1
No connection
1 0 0 0
No connection
1 0 0 1
AIN7
1 0 1 0
No connection
1 0 1 1
No connection
1 1 0 0
No connection
1 1 0 1
No connection
1 1 1 0
No connection
1 1 1 1
No connection
0xF4
Drive Strength
0 0 Reserved
DR_STR_S [1:0]. These bits select the drive
strength for the sync output signals.
0 1 Medium-low drive strength (2x)
1 0 Medium-high drive strength (3x)
1 1 High drive strength (4x)
0 0
Reserved
0 1
Medium-low drive strength (2x)
1 0
Medium-high drive strength (3x)
DR_STR_C [1:0]. These bits select the drive
strength for the clock output signal.
1 1
High drive strength (4x)
0 0
Reserved
0 1
Medium-low drive strength (2x)
1 0
Medium-high drive strength (3x)
DR_STR [1:0]. These bits select the drive
strength for the data output signals. Can be
increased or decreased for EMC or crosstalk
reasons.
1 1
High drive strength (4x)
Reserved.
x x
No delay
0xF8
IF Comp Control
0 0 0 Bypass mode
0 dB
IFFILTSEL [2:0]. IF filter selection for PAL and
NTSC.
2 MHz
5 MHz
NTSC filters
0 0 1 3 dB
+2 dB
0 1 0 6 dB
+3.5 dB
0 1 1 10 dB
+5 dB
1 0 0 Reserved
3 MHz
6 MHz
PAL filters
1 0 1 2 dB
+2 dB
1 1 0 5 dB
+3 dB
1 1 1 7 dB
+5 dB
Reserved
0 0 0 0 0
0xF9
VS Mode Control
EXTEND_VS_MAX_FREQ.
0 Limit maximum vsync frequency
to 66.25 Hz (475 lines/frame)
1 Limit maximum vsync frequency
to 70.09 Hz (449 lines/frame)
0
Limit minimum vsync frequency
to 42.75 Hz (731 lines/frame)
EXTEND_VS_MIN_FREQ.
1
Limit minimum vsync frequency
to 39.51 Hz (791 lines/frame)
0 0
Autocoast mode
VS_COAST_MODE [1:0].
0 1
50 Hz coast mode
This value sets up the output coast
frequency.
1 0
60 Hz coast mode
1 1
Reserved
Reserved.
0 0 0 0
0xFB
Peaking Control
PEAKING_GAIN [7:0]. These bits increase/
decrease the gain for high frequency
portions of the video signal.
0 1 0 0 0 0 0 0
0xFC
Coring Threshold 2
DNR_TH2 [7:0]. DNR Threshold 2. These bits
specify the maximum edge that is interpreted
as noise and is therefore blanked.
0 0 0 0 0 1 0 0
1 Shading indicates default settings.
相關(guān)PDF資料
PDF描述
ADV7189BBSTZ IC VIDEO DECODER SDTV 80-LQFP
ADV7194KSTZ IC ENCODER VIDEO EXT-10 80-LQFP
ADV7202KSTZ IC CODEC VIDEO 10BIT 64LQFP
ADV7311KST IC VID ENC 6-12BIT DAC'S 64LQFP
ADV7321KSTZ IC VID ENC 6-12BIT DAC'S 64LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7189 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SDTV Video Decoder
ADV7189B 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SDTV Video Decoder
ADV7189BBSTZ 功能描述:IC VIDEO DECODER SDTV 80-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器,解碼器,轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源,模擬:- 電壓 - 電源,數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799
ADV7189BBSTZ268H 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SDTV Video Decoder
ADV7189BBSTZ268H2 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SDTV Video Decoder