參數(shù)資料
型號: AD9557BCPZ
廠商: Analog Devices Inc
文件頁數(shù): 75/92頁
文件大?。?/td> 0K
描述: IC CLOCK TRANSLATOR 40LFCSP
產(chǎn)品變化通告: Minor Mask Change 11/Apr/2012
標(biāo)準(zhǔn)包裝: 1
類型: 時鐘/頻率轉(zhuǎn)換器
PLL:
主要目的: 以太網(wǎng),SONET/SDH
輸入: CMOS,LVDS,LVPECL
輸出: CMOS,HSTL,LVDS
電路數(shù): 1
比率 - 輸入:輸出: 2:2
差分 - 輸入:輸出: 是/是
頻率 - 最大: 1.25GHz
電源電壓: 1.71 V ~ 3.465 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 40-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 40-LFCSP-VQ(6x6)
包裝: 托盤
Data Sheet
AD9557
Rev. B | Page 77 of 92
DPLL PROFILE REGISTERS (REGISTER 0x0700 TO REGISTER 0x0766)
Note that the default value of the REFA profile is as follows: input frequency = 19.44 MHz, output frequency = 622.08 MHz/155.52 MHz,
loop bandwidth = 400 Hz, normal phase margin, inner tolerance = 5%, and outer tolerance = 10%.
The default value of REFB profile is as follows: input frequency = 8 kHz, output frequency = 622.08 MHz/155.52 MHz, loop bandwidth =
100 Hz, normal phase margin, inner tolerance = 5%, and outer tolerance = 10%.
REFA Profile (Register 0x0700 to Register 0x0726)
Table 75. Reference Period—REFA Profile
Address
Bits
Bit Name
Description
0x0700
[7:0]
Nominal reference period (fs)
Nominal reference period bits[7:0] (default: 0xC9)
0x0701
[7:0]
Nominal reference period bits[15:8] (default: 0xEA)
0x0702
[7:0]
Nominal reference period bits[23:16] (default: 0x10)
0x0703
[7:0]
Nominal reference period bits[31:24] (default: 0x03)
0x0704
[7:0]
Nominal reference period bits[39:32] (default: 0x00)
Default for Register 0x0700 to Register 0x0704 = 0x000310EAC9 = 51.44 ns (1/19.44 MHz)
Table 76. Reference Period Tolerance—REFA Profile
Address
Bits
Bit Name
Description
0x0705
[7:0]
Inner tolerance
Input reference frequency monitor inner tolerance bits [7:0] (default: 0x14).
0x0706
[7:0]
Input reference frequency monitor inner tolerance bit [15:8] (default: 0x00).
0x0707
[7:4]
Reserved
Reserved.
[3:0]
Inner tolerance
Input reference frequency monitor inner tolerance bits[19:16].
Default for Register 0x0705 to Register 0x0707 = 0x000014 = 20 (5% or 50,000 ppm).
The Stratum 3 clock requires inner tolerance of ±9.2 ppm and outer tolerance of ±12 ppm;
an SMC clock requires an outer tolerance of ±48 ppm.
The allowable range for the inner tolerance is 0x0000A (10%) to 0xFFFFF (1 ppm).
The tolerance of the input frequency monitor is only as accurate as the system clock
frequency.
0x0708
[7:0]
Outer tolerance
Input reference frequency monitor outer tolerance bits [7:0] (default: 0x0A).
0x0709
[7:0]
Input reference frequency monitor outer tolerance bits[15:8] (default: 0x00).
0x070A
[7:4]
Reserved
Reserved.
[3:0]
Outer tolerance
Input reference frequency monitor outer tolerance bits[19:16] .
Default for Register 0x0708 to Register 0x070A = 0x00000A = 10 (10% or 100,000 ppm).
The Stratum 3 clock requires an inner tolerance of ±9.2 ppm and outer tolerance of
±12 ppm; an SMC clock requires an outer tolerance of ±48 ppm.
The outer tolerance register setting should always be smaller than the inner tolerance.
Table 77. Reference Validation Timer—REFA Profile
Address
Bits
Bit Name
Description
0x070B
[7:0]
Validation timer (ms)
Validation timer bits[7:0] (default: 0x0A).
This is the amount of time a reference input must be valid before it is declared valid by
the reference input monitor (default: 10 ms).
0x070C
[7:0]
Validation timer bits[15:8] (default: 0x00).
Table 78. Reserved Register
Address
Bits
Bit Name
Description
0x070D
[7:0]
Reserved
Default: 0x00
Table 79. DPLL Base Loop Filter Selection—REFA Profile
Address
Bits
Bit Name
Description
0x070E
[7:1]
Reserved
Default: 0x00
0
Sel high PM base loop filter
0 = base loop filter with normal (70°) phase margin (default)
1 = base loop filter with high (88.5°) phase margin
(≤0.1 dB peaking in the closed-loop transfer function for loop bandwidths ≤ 2 kHz;
setting this bit is also recommended for loop bandwidths > 2kHz)
相關(guān)PDF資料
PDF描述
V375C36M150BG CONVERTER MOD DC/DC 36V 150W
AD9547BCPZ IC CLOCK GEN/SYNCHRONIZR 64LFCSP
D38999/20MF11JN CONN RCPT 11POS WALL MNT W/SCKT
AD9549ABCPZ IC CLOCK GEN/SYNCHRONIZR 64LFCSP
ADN2814ACPZ IC CLOCK/DATA RECOVERY 32LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9557BCPZ-REEL7 功能描述:IC CLK XLATR PLL 1250MHZ 40LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP (0.240",6.10mm 寬) 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件
AD9558 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad Input Multiservice Line Card Adaptive
AD9558/PCBZ 功能描述:BOARD EVAL FOR AD9558 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
AD9558BCPZ 功能描述:IC CLOCK TRANSLATOR 64LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時鐘/頻率發(fā)生器,多路復(fù)用器 PLL:是 主要目的:存儲器,RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6
AD9558BCPZ-REEL7 功能描述:IC CLK XLATR PLL 1250MHZ 64LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP (0.240",6.10mm 寬) 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件