參數(shù)資料
型號(hào): ZPSD611(V)E1
英文描述: Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯,零功耗,4K位SRAM,26個(gè)可編程I/O,通用PLD有63個(gè)輸入)
中文描述: 現(xiàn)場(chǎng)可編程微控制器外圍設(shè)備和嵌入式微-細(xì)胞(可編程邏輯,零功耗,4K的位的SRAM,26余個(gè)可編程輸入/輸出,通用PLD的有63個(gè)輸入)
文件頁(yè)數(shù): 8/98頁(yè)
文件大?。?/td> 484K
代理商: ZPSD611(V)E1
ZPSD6XX(V) Family
12-8
Pin Name
Pin
Type
Function Description
RESET
48
I
Active low input. Resets I/O Ports, ZPLD Micro
Cells and
some of the Configuration Registers. Must be active at
power up.
PA0
PA1
PA2
PA3
29
28
27
25
I/O
Port A, PA0 – 3. This port is pin configurable and has
multiple functions:
1. MCU I/O – standard output or input port
2. External chip select (ECSPLD) output, or input to GPLD
3. Latched address outputs (see Table 3)
4. As Address A0-3 inputs in 80C51XA mode
5. As Data Bus Port (D0–3) in non-multiplexed bus
configuration
6. Peripheral I/O mode
PA4
PA5
PA6
PA7
24
23
22
21
I/O
Port A, PA4–7. This port is pin configurable and has
multiple functions:
1. MCU I/O – standard output or input port
2. GPLD Micro
Cell (McellAB) output or input
3. Latched address outputs (see Table 3)
4. As Data Bus Port (D4–7) in non-multiplexed bus
configuration
5. Peripheral I/O mode
CMOS
or
Open
Drain
PB0
PB1
PB2
PB3
7
6
5
4
I/O
Port B, PB0–3. This port is pin configurable and has
multiple functions:
1. MCU I/O – standard output or input port
2. External chip select (ECSPLD) output, or input to GPLD
3. Latched address outputs (see Table 3)
4. As Data Bus Port (D8-11) in non-multiplexed bus
configuration with 16-bit data bus
PB4
PB5
PB6
PB7
3
2
I/O
Port B, PB4–7. This port is pin configurable and has multiple
functions:
1. MCU I/O – standard output or input port
2. GPLD Micro
Cell (McellAB) output or input
3. Latched address outputs (see Table 3)
4. As Data Bus Port (D12–15) in non-multiplexed bus
configuration with 16-bit data bus
CMOS
or
Open
Drain
52
51
PC0
PC1
PC3
PC4
PC5
PC6
PC7
(WRH)
20
19
17
14
13
12
11
I/O
Port C, PC0, PC1, PC3–7. This port is pin configurable and
has multiple functions:
1. MCU I/O – standard output or input port
2. GPLD Micro
Cell (McellC) output or input
3. PC7 pin only (WRH), Write strobe input for high byte.
Active low, for 16-bit MCU with WRH
CMOS
or
Open
Drain
PC2
(Vstby)
18
I
Port C pin PC2.
Dedicated SRAM Standby Voltage Input. Pin should be
grounded if Vstby is not required.
Table 2.
ZPSD6XX(V) Pin
Descriptions
(cont.)
相關(guān)PDF資料
PDF描述
ZPSD612(V)E1 Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯,零功耗,4K位SRAM,26個(gè)可編程I/O,通用PLD有63個(gè)輸入)
ZPSD613(V)E1 Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯,零功耗,4K位SRAM,26個(gè)可編程I/O,通用PLD有63個(gè)輸入)
ZPSD813F1V Flash In System Programmable Mirocomputer Peripherals(閃速,在系統(tǒng)可編程微控制器外圍器件,1M位閃速存儲(chǔ)器,256K位EEPROM,16K位SRAM)
ZR33771GC-40 Cell Rectifier Diodes
ZR33771GM-20 Cell Rectifier Diodes
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ZPSD612E1-15L 制造商:WSI 功能描述:
ZPSD612E1V-20L 制造商:WSI 功能描述:
ZPSD613E1-15J 制造商:WSI 功能描述:
ZPSD613E1-15L 制造商:WSI 功能描述:
ZPSD613E1-70J 制造商:WSI 功能描述: