![](http://datasheet.mmic.net.cn/Exar-Corporation/XRT94L33IB-L_datasheet_100163/XRT94L33IB-L_358.png)
XRT94L33
xr
Rev.1.2.0.
3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC DATA SHEET
358
2.3.1.6.2
Configuring the Receive STS-3 TOH Processor block to increment the “Receive STS-3
Transport – REI-L Error Count” Register on a “per STS-3 Frame” basis.
The user can also configure the Receive STS-3 TOH Processor block to increment the “Receive STS-3
Transport – REI-L Error Count” Register, by the value “1” for each STS-3 frame that contains a “non-zero”
REI-L value.
The user can implement this configuration by setting Bit 2 (REI-L Error Type), within the “Receive STS-3
Transport – Control Register – Byte 0” to “1”, as illustrated below.
Receive STS-3 Transport Control Register – Byte 0 (Address = 0x1103)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Unused
SF Detect
Enable
SD Detect
Enable
Descramble
Disable
SDH/
SONET*
REI-L
Error Type
B2 Error
Type
B1 Error
Type
R/O
R/W
0
1
0
2.3.1.6.3
Reading out the contents of the “Receive STS-3 Transport – REI-L Error Count Registers,
during Performance Monitoring
2.3.1.7
RECEIVE SECTION TRACE MESSAGES VIA THE INCOMING J0 BYTE
2.3.1.8
HANDLING/SUPPORT OF THE INCOMING E1 BYTE
2.3.1.9
HANDLING/SUPPORT OF THE INCOMING F1 BYTE
2.3.1.10
HANDLING/SUPPORT OF THE INCOMING SECTION DCC (D1, D2 AND D3) BYTES
2.3.1.11
SECTION BIP-8 (B1) BYTE VERIFICATION
The Receive STS-3 TOH Processor Block has the responsibility for computing and verifying the Section BIP-8
(e.g., B1) byte within each incoming STS-3 frame. When the Receive STS-3 TOH Processor block executes
this function, it will do the following.
It will read in the contents of a given “newly received” STS-3 frame.
It will compute the BIP-8 value of this entire STS-3 frame.
This resulting BIP-8 value will be compared with the contents of the B1 byte, within the very next “newly
received” STS-3 frame.
If the Receive STS-3 TOH Processor block detects any B1 byte errors, then it will do the following.
o
It will generate the “Detection of B1 Byte Error” Interrupt, by toggling the “INT*” output pin
“LOW” and by setting Bit 3 (Detection of B1 Byte Error Interrupt Status) within the “Receive
STS-3 Transport Interrupt Status” Register to “1”, as indicated below.
Receive STS-3 Transport Interrupt Status Register – Byte 0 (Address = 0x110B)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Change of
SF Defect
Condition
Interrupt
Status
Change of
SD Defect
Condition
Interrupt
Status
Detection of
REI-L Error
Interrupt
Status
Detection of
B2 Byte
Error
Interrupt
Status
Detection of
B1 Byte
Error
Interrupt
Status
Change of
LOF Defect
Condition
Interrupt
Status
Change of
SEF Defect
Condition
Interrupt
Status
Change of
LOS Defect
Condition
Interrupt
Status
RUR
0
1
0