![](http://datasheet.mmic.net.cn/Exar-Corporation/XRT94L33IB-L_datasheet_100163/XRT94L33IB-L_320.png)
XRT94L33
xr
Rev.1.2.0.
3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC DATA SHEET
320
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Transmit_F1_Byte_Value[7:0]
R/W
0
2.2.9.5.7.2
Setting and Controlling the outbound F1 byte via “TxPOH Input Port”
The Transmit STS-3c TOH Processor block permits the user to specify the contents of the E1 byte within the
“outbound” STS-3c data-stream via the data applied to the “TxPOH_n” input port.
The user can configure the Transmit STS-3c TOH Processor block to accomplish this by performing the
following steps.
STEP 1 – Write the value “1” into Bit 4 (STS-3c TOH Insert) within the “Mapper Control Register – Byte
2”, as depicted below.
Mapper Control Register – Byte 2 (Direct Address = 0xN601)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
STS-3 OH
Pass Thru
STS-3
Remote
Loop-back
STS-3 Local
Loop-back
STS-3 TOH
Insert
Loop-Timing
POH Pass
Thru
Unused
R/W
0
1
0
This step enables the “Transmit STS-3c TOH Processor” block (associated with Channel “N”) to accept its
TOH bytes via the “TxPOH Input” port.
STEP 2 – Write the value “0” into Bit 4 (F1 Insert Method) within the “Transmit STS-3c Transport –
SONET Transmit Control Register – Byte 1; as depicted below.
Transmit STS-3Transport – SONET Transmit Control Register – Byte 1 (Address = 0x1902)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Reserved
E2 Insert
Method
E1 Insert
Method
F1 Insert
Method
S1 Insert
Method
K1K2 Insert
Method
M0M1 Insert
Method[1]
R/O
R/W
0
X
0
X
This step configures the Transmit STS-3c TOH Processor block to use the “TxPOH Input” port as the source
for the F1 byte, within each outbound STS-3c frame. In this mode, the Transmit STS-3 TOH Processor block
will accept the value, corresponding to the F1 byte (via the “TxPOH_n” input port) and it will write this data
into the F1 byte position, within the “outbound” STS-3c frame.
Using the “TxPOH_n Input” port to insert the F1 byte value into the “outbound” STS-3c data-stream
If the user intends to externally insert the F1 byte into the outbound STS-3c data-stream, via the “TxPOH_n”
input port, then they must design some external circuitry (which can be realized in an ASIC, FPGA or CPLD
solution) to do to the following.
Continuously sample the “TxPOHEnable_n” and the “TxPOHFrame_n” output pins upon the rising edge of
the “TxPOHClk_n” output clock signal.
A simple illustration of this “external circuit” being interfaced to the “TxPOH Input Port” is presented below in
Figure 70 A Simple Illustration of the “External Circuit” being interfaced to the “TxPOH Input Port”