![](http://datasheet.mmic.net.cn/Exar-Corporation/XRT94L33IB-L_datasheet_100163/XRT94L33IB-L_261.png)
xr
XRT94L33
3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC DATA SHEET
Rev.1.2.0.
261
STEP 1 – Write the appropriate value into Bits 7 through 5 (LOP-P RDI-P Code[2:0]) within the
“Transmit SONET Path – RDI-P Control Register – Byte 0”; as illustrated below.
Transmit SONET Path – RDI-P Control Register – Byte 0 (Address = 0xN9CB)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
LOP-P RDI-P Code[2:0]
Transmit
RDI-P upon
LOP-P
AIS-P RDI-P Code[2:0]
Transmit
RDI-P upon
AIS-P
R/W
X
0
By writing this particular value into these three bit-fields, the user is specifying the value that the Transmit
SONET POH Processor block will set the RDI-P bit-fields (in the G1 byte, within the “outbound” STS-1 data-
stream) whenever the corresponding Receive SONET POH Processor block declares the LOP-P condition.
STEP 2 – Set Bit 4 (Transmit RDI-P upon LOP-P) within the “Transmit SONET Path – RDI-P Control
Register – Byte 0” to “1”; as illustrated below.
Transmit SONET Path – RDI-P Control Register – Byte 0 (Address = 0xN9CB)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
LOP-P RDI-P Code[2:0]
Transmit
RDI-P upon
LOP-P
AIS-P RDI-P Code[2:0]
Transmit
RDI-P upon
AIS-P
R/W
X
1
0
This step configures the Transmit SONET POH Processor block to automatically transmit the RDI-P indicator
(per the values written into Bits 3 through 1, within this register); anytime the corresponding “Receive SONET
POH Processor” block declares the “LOP-P” condition.
2.2.8.3.2.5
Configuring the Transmit SONET POH Processor block to automatically transmit RDI-
P, in response to declaration of the AIS-P Condition
The user can configure the Transmit SONET POH Processor block to automatically transmit the RDI-P
indicator, in response to the corresponding Receive SONET POH Processor declaring the AIS-P condition, by
executing the following steps.
STEP 1 – Write the appropriate value into Bits 3 through 1 (AIS-P RDI-P Code[2:0]) within the
“Transmit SONET Path – RDI-P Control Register – Byte 0”; as illustrated below.
Transmit SONET Path – RDI-P Control Register – Byte 0 (Address = 0xN9CB)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
LOP-P RDI-P Code[2:0]
Transmit
RDI-P upon
LOP-P
AIS-P RDI-P Code[2:0]
Transmit
RDI-P upon
AIS-P
R/W
X
1
X
0
By writing this particular value into these three bit-fields, the user is specifying the value that the Transmit
SONET POH Processor block will set the RDI-P bit-fields (in the G1 byte, within the “outbound” STS-1 data-
stream) whenever the corresponding Receive SONET POH Processor block declares the AIS-P condition.