亚洲日本1区2区3区二区,日韩视频无码日韩视频又2021

REV. 1.2.2 II 5.2.3 TRANSMITTER OPERATION IN FIFO MODE ......................................................" />

收藏本站

您好，
買賣IC網(wǎng)歡迎您。
請(qǐng)登錄
免費(fèi)注冊(cè)

您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1975 > XR17D158IV-F (Exar Corporation)IC UART PCI BUS OCTAL 144LQFP PDF資料下載

參數(shù)資料

型號(hào)：	XR17D158IV-F
廠商：	Exar Corporation
文件頁(yè)數(shù)：	70/73頁(yè)
文件大?。?/td>	0K
描述：	IC UART PCI BUS OCTAL 144LQFP
產(chǎn)品培訓(xùn)模塊：	UART Product Overview
標(biāo)準(zhǔn)包裝：	60
特點(diǎn)：	*
通道數(shù)：	8
FIFO's：	64 字節(jié)
規(guī)程：	RS485
電源電壓：	3.3V，5V
帶自動(dòng)流量控制功能：	是
帶IrDA 編碼器/解碼器：	是
帶故障啟動(dòng)位檢測(cè)功能：	是
帶調(diào)制解調(diào)器控制功能：	是
安裝類型：	表面貼裝
封裝/外殼：	144-LQFP
供應(yīng)商設(shè)備封裝：	144-LQFP（20x20）
包裝：	托盤
其它名稱：	1016-1292

第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)當(dāng)前第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)

XR17D158

5V PCI BUS OCTAL UART

REV. 1.2.2

5.2.3 TRANSMITTER OPERATION IN FIFO MODE ........................................................................................................... 32

5.2.4 AUTO RS485 OPERATION ........................................................................................................................................ 32

FIGURE 13. TRANSMITTER OPERATION IN FIFO AND FLOW CONTROL MODE ................................................................................... 32

5.3 RECEIVER ...................................................................................................................................................... 33

5.3.1 RECEIVE HOLDING REGISTER (RHR) .................................................................................................................... 33

5.3.2 RECEIVER OPERATION IN NON-FIFO MODE ......................................................................................................... 33

FIGURE 14. RECEIVER OPERATION IN NON-FIFO MODE .................................................................................................................. 33

5.3.3 RECEIVER OPERATION WITH FIFO......................................................................................................................... 34

FIGURE 15. RECEIVER OPERATION IN FIFO AND FLOW CONTROL MODE ......................................................................................... 34

5.4 AUTOMATIC HARDWARE (RTS/CTS OR DTR/DSR) FLOW CONTROL OPERATION .............................. 34

TABLE 11: AUTO RTS/CTS OR DTR/DSR FLOW CONTROL SELECTION .......................................................................................... 34

FIGURE 16. AUTO RTS/DTR AND CTS/DSR FLOW CONTROL OPERATION...................................................................................... 35

5.5 INFRARED MODE .......................................................................................................................................... 36

FIGURE 17. INFRARED TRANSMIT DATA ENCODING AND RECEIVE DATA DECODING.......................................................................... 36

5.6 INTERNAL LOOPBACK ................................................................................................................................. 37

FIGURE 18. INTERNAL LOOP BACK ................................................................................................................................................. 37

5.7 UART CHANNEL CONFIGURATION REGISTERS AND ADDRESS DECODING ....................................... 38

TABLE 12: UART CHANNEL CONFIGURATION REGISTERS ................................................................................................... 38

TABLE 13: UART CHANNEL CONFIGURATION REGISTERS DESCRIPTION. SHADED BITS ARE ENABLED BY EFR BIT-4. ....... 39

5.8 REGISTERS .................................................................................................................................................... 40

5.8.1 RECEIVE HOLDING REGISTER (RHR) - READ-ONLY ............................................................................................ 40

5.8.2 TRANSMIT HOLDING REGISTER (THR) - WRITE-ONLY......................................................................................... 40

5.8.3 BAUD RATE GENERATOR DIVISORS (DLL AND DLM) - READ/WRITE................................................................ 40

5.8.4 INTERRUPT ENABLE REGISTER (IER) - READ/WRITE.......................................................................................... 41

IER versus Receive FIFO Interrupt Mode Operation................................................................................................. 41

IER versus Receive/Transmit FIFO Polled Mode Operation ..................................................................................... 41

5.8.5 INTERRUPT STATUS REGISTER (ISR) - READ-ONLY............................................................................................ 42

TABLE 14: INTERRUPT SOURCE AND PRIORITY LEVEL ..................................................................................................................... 43

5.8.6 FIFO CONTROL REGISTER (FCR) - WRITE-ONLY.................................................................................................. 43

TABLE 15: TRANSMIT AND RECEIVE FIFO TRIGGER LEVEL SELECTION ............................................................................................ 45

5.8.7 LINE CONTROL REGISTER (LCR) - READ/WRITE.................................................................................................. 46

TABLE 16: PARITY SELECTION ........................................................................................................................................................ 47

5.8.8 MODEM CONTROL REGISTER (MCR) - READ/WRITE ........................................................................................... 47

5.8.9 LINE STATUS REGISTER (LSR) - READ/ONLY ....................................................................................................... 48

5.8.10 MODEM STATUS REGISTER (MSR) - READ-ONLY .............................................................................................. 49

5.8.11 MODEM STATUS REGISTER (MSR) - WRITE-ONLY ............................................................................................. 50

TABLE 17: AUTO RS485 HALF-DUPLEX DIRECTION CONTROL DELAY FROM TRANSMIT-TO-RECEIVE ................................................. 50

5.8.12 SCRATCH PAD REGISTER (SPR) - READ/WRITE................................................................................................. 51

5.8.13 FEATURE CONTROL REGISTER (FCTR) - READ/WRITE.................................................................................... 51

TABLE 18: 16 SELECTABLE HYSTERESIS LEVELS WHEN TRIGGER TABLE-D IS SELECTED ................................................................ 52

5.8.14 ENHANCED FEATURE REGISTER (EFR) - READ/WRITE..................................................................................... 52

TABLE 19: SOFTWARE FLOW CONTROL FUNCTIONS ........................................................................................................................ 53

5.8.15 TXCNT[7:0]: TRANSMIT FIFO LEVEL COUNTER - READ-ONLY ......................................................................... 54

5.8.16 TXTRG [7:0]: TRANSMIT FIFO TRIGGER LEVEL - WRITE-ONLY ........................................................................ 54

5.8.17 RXCNT[7:0]: RECEIVE FIFO LEVEL COUNTER - READ-ONLY............................................................................ 54

5.8.18 RXTRG[7:0]: RECEIVE FIFO TRIGGER LEVEL - WRITE-ONLY............................................................................ 54

TABLE 20: UART RESET CONDITIONS ...................................................................................................................................... 55

6.0 PROGRAMMING EXAMPLES .............................................................................................................56

6.1 UNLOADING RECEIVE DATA USING THE SPECIAL RECEIVE FIFO DATA WITH STATUS .................. 56

ABSOLUTE MAXIMUM RATINGS...................................................................................57

ELECTRICAL CHARACTERISTICS ................................................................................57

DC ELECTRICAL CHARACTERISTICS FOR 5V PCI BUS INTERFACE ......................................................57

AC ELECTRICAL CHARACTERISTICS FOR 5V PCI BUS INTERFACE ......................................................58

DC ELECTRICAL CHARACTERISTICS FOR 3.3V PCI BUS INTERFACE ...................................................59

AC ELECTRICAL CHARACTERISTICS FOR 3.3V PCI BUS INTERFACE ...................................................60

FIGURE 19. TIMING FOR EXTERNAL CLOCK INPUT AT XTAL1 PIN.................................................................................................... 61

FIGURE 20. PCI BUS CONFIGURATION SPACE REGISTERS READ AND WRITE OPERATION................................................................. 62

FIGURE 21. DEVICE CONFIGURATION AND UART REGISTERS READ OPERATION FOR A BYTE OR DWORD ...................................... 63

FIGURE 22. DEVICE CONFIGURATION REGISTERS, UART REGISTERS AND TRANSMIT DATA BURST WRITE OPERATION ..................... 64

FIGURE 23. DEVICE CONFIGURATION REGISTERS, UART REGISTERS AND RECEIVE DATA BURST READ OPERATION ........................ 65

FIGURE 24. 5V PCI BUS CLOCK (DC TO 33MHZ) .......................................................................................................................... 66

FIGURE 25. 3.3V PCI BUS CLOCK (DC TO 33MHZ) ....................................................................................................................... 67

FIGURE 26. TRANSMIT DATA INTERRUPT AT TRIGGER LEVEL ........................................................................................................... 68

FIGURE 27. RECEIVE DATA READY INTERRUPT AT TRIGGER LEVEL.................................................................................................. 68

相關(guān)PDF資料	PDF描述
XR17V252IM	IC UART PCI BUS DUAL 100TQFP
XR17V254IV-F	IC UART PCI BUS QUAD 144LQFP
XR17V258IV-F	IC UART PCI BUS OCTAL 144LQFP
XR17V352IB113-F	IC UART PCIE 256B DUAL 113FPBGA
XR17V354IB176-F	IC UART PCIE 256B QUAD 176FPBGA

相關(guān)代理商/技術(shù)參數(shù)	參數(shù)描述
XR17D158IVTR-F	制造商:Exar Corporation 功能描述:UART 8-CH 64Byte FIFO 5V 144-Pin LQFP T/R 制造商:Exar Corporation 功能描述:XR17D158IVTR-F
XR17L152	制造商:EXAR 制造商全稱:EXAR 功能描述:3.3V PCI BUS DUAL UART
XR17L152CM	制造商:EXAR 制造商全稱:EXAR 功能描述:3.3V PCI BUS DUAL UART
XR17L152IM	制造商:EXAR 制造商全稱:EXAR 功能描述:3.3V PCI BUS DUAL UART
XR17L154	制造商:EXAR 制造商全稱:EXAR 功能描述:3.3V PCI BUS QUAD UART

發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

*型號(hào)	*數(shù)量	廠商	批號(hào)	封裝

添加更多采購(gòu)

我的聯(lián)系方式

采購(gòu)需求

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

我的聯(lián)系方式

采購(gòu)需求

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

我的聯(lián)系方式

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)