- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383985 > USB97CFDC-MN (STANDARD MICROSYSTEMS CORP) USB FLOPPY DISK CONTROLLER PDF資料下載
參數(shù)資料
| 型號： | USB97CFDC-MN |
| 廠商： | STANDARD MICROSYSTEMS CORP |
| 元件分類： | 存儲控制器/管理單元 |
| 英文描述： | USB FLOPPY DISK CONTROLLER |
| 中文描述： | 1 Mbps, FLOPPY DISK DRIVE CONTROLLER, PQFP100 |
| 封裝： | 12 X 12 MM, TQFP-100 |
| 文件頁數(shù)： | 47/59頁 |
| 文件大?。?/td> | 385K |
| 代理商： | USB97CFDC-MN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當(dāng)前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
SMSC DS – USB97C201
Page 47
Rev. 03/25/2002
PRELIMINARY
NAME
CYCLE
CYCLE
IDE_nIOW
IDE_nIOR
IORDY
STOP
nDMARDY
STROBE
STOP
STROBE
nDMARDY
Note:
“Ultra ATA/66 Read Cycle”:
Data transfers are from the IDE device to the USB97C201.
“Ultra ATA/66 Write Cycle”:
Data transfers are from the USB97C201 to the IDE device.
6.3.6
After initialization, there are two primary operations provided by the Ultra ATA/66 controller: data transfers and cyclic
redundancy checking (CRC).
6.3.6.1
Initialization
Initialization includes enabling and performing proper set up on the USB97C201and the IDE device. For the
USB97C201, it is necessary to enable Ultra ATA/66 mode for the IDE device and setting up the Ultra ATA/66 cycle
timings through the ATA_DMA register. The USB97C201 supports five timing modes: Mode 0 (120ns cycle time),
Mode 1 (80 ns cycle time), Mode 2 (60ns cycle time), Mode 3 (45ns cycle time), and Mode 4 (30ns cycle time).
ULTRA ATA/66 OPERATION
6.3.6.2
The USB97C201 and the Ultra ATA compatible IDE device control the transfer via the Ultra ATA protocol. The
actual data transfer consists of three phases, a start-up phase, a data transfer phase, and a burst termination phase.
Data Transfer Operation
1)
Start-Up Phase
: The IDE device begins the start-up phase by asserting DRQ signal. When ready to begin the
transfer, the USB97C201 will assert nDACK. When nDACK is asserted, the USB97C201 will drive CS0/1
inactive, and A0-A2 low.
For Write cycles, the USB97C201 will deassert STOP, wait for the IDE device to assert nDMARDY and then
drive the first data word and the STROBE signal.
For Read cycles, the USB97C201will tristate the data lines, deassert STOP, and assert nDMARDY. The
IDE device will then drive the first data word and the STROBE signal.
2)
Data-Transfer Phase:
The burst data transfer continues with the data source (Writes: USB97C201, Reads: IDE
devices) providing data and toggling STROBE. Data is transferred (latched by receiver) on each rising and
falling edge of STROBE.
The source can pause the burst stream by holding STROBE high or low, resuming the burst stream by
again toggling STROBE.
The receiver can pause the burst stream by negating the nDMARDY and resumes the transfers by
asserting nDMARDY.
The USB97C201 may pause a burst transaction in order to toggle internal data buffer, or to prevent a buffer over or
under flow condition, resuming once the condition has cleared.
1)
Termination Phase:
Either the source or the receiver can terminate a burst transfer. A burst termination
consists of a Stop Request, Stop Acknowledge and transfer of CRC data.
The USB97C201 can stop a burst by asserting STOP, with the IDE device acknowledged by deasserting
DRQ.
The IDE device stops a burst by deasserting DRQ and the USB97C201 acknowledges by asserting STOP.
The source then drives the STROBE signal to a high level. The USB97C201 then drive the CRC value onto
the data lines and deassert nDACK. The IDE devices will latch the CRC value on the rising edge of nDACK.
The USB97C201 will terminate a burst transfer if a Programmed I/O (PIO) cycle is executed to the IDE channel
currently running the burst, or upon transferring the last data from the final PRD.
At the completion of the entire transfer process, the IDE device will issue an interrupt, setting the ATA_IRQ bit and
forcing the remaining data to be sent to host on read operations.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| USB97C202 | ATA/ATAPI CONTROLLER |
| USB97C202-MN-02 | ATA/ATAPI CONTROLLER |
| USB97C223 | capacitor Selection for Internal Regulator Output Pins |
| USB97C243 | capacitor Selection for Internal Regulator Output Pins |
| USB97CFDC | USB FLOPPY DISK CONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| USB-A(M)-A(F)-1M-BEIGE | 制造商:SMART CABLE 功能描述: |
| USB-A-001A | 制造商:YAMAICHI 制造商全稱:Yamaichi Electronics Co., Ltd. 功能描述:Universal Serial Bus, Type A - 90° Receptacle |
| USB-A-001A-30 | 制造商:YAMAICHI 制造商全稱:Yamaichi Electronics Co., Ltd. 功能描述:Universal Serial Bus, Type A - 90° Receptacle |
| USB-A-002A | 制造商:YAMAICHI 制造商全稱:Yamaichi Electronics Co., Ltd. 功能描述:Universal Serial Bus, Type A - 90° Receptacle |
| USB-A-002A-30 | 制造商:YAMAICHI 制造商全稱:Yamaichi Electronics Co., Ltd. 功能描述:Universal Serial Bus, Type A - 90° Receptacle |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。