- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383985 > USB97CFDC-MN (STANDARD MICROSYSTEMS CORP) USB FLOPPY DISK CONTROLLER PDF資料下載
參數(shù)資料
| 型號： | USB97CFDC-MN |
| 廠商： | STANDARD MICROSYSTEMS CORP |
| 元件分類： | 存儲控制器/管理單元 |
| 英文描述： | USB FLOPPY DISK CONTROLLER |
| 中文描述： | 1 Mbps, FLOPPY DISK DRIVE CONTROLLER, PQFP100 |
| 封裝： | 12 X 12 MM, TQFP-100 |
| 文件頁數(shù)： | 41/59頁 |
| 文件大?。?/td> | 385K |
| 代理商： | USB97CFDC-MN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
SMSC DS – USB97C201
Page 41
Rev. 03/25/2002
PRELIMINARY
IDE_TIM
(0xDF - RESET=0x00)
BIT
2
IDE TIMING REGISTER
DESCRIPTION
NAME
PPE
R/W
R/W
Prefetch and Posting Enable.
1:Prefetch and posting to the IDE data port is enabled for the
drive.
0: Prefetch and posting is disabled for the drive .
IORDY Sample Point Enable.
1: All accesses to the ATA I/O address range sample IORDY.
The IORDY sample point is specified by the “IORDY Sample
Point” field of this register.
0: IORDY sampling is disabled. The internal IORDY signal is
forced asserted guaranteeing that IORDY is sampled asserted
at the first sample point as specified by the “IORDY Sample
Point” field in this register.
Fast Timing Bank.
1: Accesses to the data port of the ATA IO address range
uses fast timings. PIO accesses to the data port use fast
timing only if bit 3 of this register is zero. Accesses to all non-
data ports of the ATA I/O address range always use the 8 bit
compatible timings.
0: Accesses to the data port of the ATA I/O address range
uses the 16 bit compatible timing.
1
ISPE
R/W
0
FTB
R/W
Note:
the following settings should be used for the ISP, RT, DTE, and FTB bits for the various PIO and MWDMA
modes:
MODE
ISP[1:0]
00
01
10
00
10
10
RT[1:0]
11
11
11
00
10
11
FTB
1
1
1
0
1
1
DTE
0
0
0
x
x
x
COMMENT
PIO Mode 0
PIO Mode 1
PIO Mode 2-4
MWDMA 0
MWDMA 1
MWDMA 2
ATA PIO cycle speed limited by 8051 data moves
ATA PIO cycle speed limited by 8051 data moves
ATA PIO cycle speed limited by 8051 data moves
requires compatibility mode timing to be used
相關PDF資料 |
PDF描述 |
|---|---|
| USB97C202 | ATA/ATAPI CONTROLLER |
| USB97C202-MN-02 | ATA/ATAPI CONTROLLER |
| USB97C223 | capacitor Selection for Internal Regulator Output Pins |
| USB97C243 | capacitor Selection for Internal Regulator Output Pins |
| USB97CFDC | USB FLOPPY DISK CONTROLLER |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| USB-A(M)-A(F)-1M-BEIGE | 制造商:SMART CABLE 功能描述: |
| USB-A-001A | 制造商:YAMAICHI 制造商全稱:Yamaichi Electronics Co., Ltd. 功能描述:Universal Serial Bus, Type A - 90° Receptacle |
| USB-A-001A-30 | 制造商:YAMAICHI 制造商全稱:Yamaichi Electronics Co., Ltd. 功能描述:Universal Serial Bus, Type A - 90° Receptacle |
| USB-A-002A | 制造商:YAMAICHI 制造商全稱:Yamaichi Electronics Co., Ltd. 功能描述:Universal Serial Bus, Type A - 90° Receptacle |
| USB-A-002A-30 | 制造商:YAMAICHI 制造商全稱:Yamaichi Electronics Co., Ltd. 功能描述:Universal Serial Bus, Type A - 90° Receptacle |
發(fā)布緊急采購，3分鐘左右您將得到回復。