參數(shù)資料
型號： USB97CFDC-MN
廠商： STANDARD MICROSYSTEMS CORP
元件分類： 存儲控制器/管理單元
英文描述： USB FLOPPY DISK CONTROLLER
中文描述： 1 Mbps, FLOPPY DISK DRIVE CONTROLLER, PQFP100
封裝： 12 X 12 MM, TQFP-100
文件頁數(shù)： 34/59頁
文件大?。?/td> 385K
代理商： USB97CFDC-MN
SMSC DS – USB97C201
Page 34
Rev. 03/25/2002
PRELIMINARY
EP2_CTL
(0xB4 - RESET=0x00)
NAME
RAMRD_
TOGGLE
ENDPOINT 2 CONTROL REGISTER
DESCRIPTION
Writing a “0” to this bit will begin the output of the 512 byte
SRAM A buffer to either the SIE or the ATA interface,
depending on the value of the DIR bit in this register, while
writing a “1” will begin outputing of SRAM B buffer. See
Sections 6.4, 6.5, and 6.9 for more information. The
RAMRDBC_A and RAMRDBC_B Registers determine how
many bytes will be output from either the A or B SRAM
buffer, respectively. Writing this bit to a “1” will clear the
RAMRD_B bit in the ISR_0 register, while writing it to “0” will
clear the RAMRD_A bit in that register.
Upon reads, this bit will reflect the current or last buffer
being read (1=B, 0=A).
When set to a “1”, EP2 RX will respond with the STALL
handshake to all tokens. . Either the internal SIE or the user
may set this bit. This bit is only cleared when a SET
FEATURE
ENDPOINT
2RX
CONFIGURATION command is received on EP0 from the
host, or by a USB reset.
When set to a “1”, EP2 TX will respond with the STALL
handshake to all tokens. . Either the internal SIE or the user
may set this bit. This bit is only cleared when a SET
FEATURE
ENDPOINT
2TX
CONFIGURATION command is received on EP0 from the
host, or by a USB reset.
This bit always reads “0”. If this bit is set to a “1” when
writes to this register occur, then the value of bit 4 written to
this register will have effect. If cleared, then the values of bit
4, when this register is written, is ignored.
Reads “1” if EP2 is enabled by the SIE in either direction.
BIT
4
R/W
W
R
3
STALL_
RX
R/W
CLEAR
or
SET
2
STALL_TX
R/W
CLEAR
or
SET
1
RAMRD_
TOGVALID
R/W
0
ENABLE
R
Notes:
If the DIR bit is changed, then the RAMWR_TOGGLE bit must be written by the user to assure that the proper
buffer is selected. The user can NOT rely on reading the value of this bit to determine which buffer is active
immediately after changing the DIR bit.
Bit 2, above, will set the STALL condition for both TX and RX directions of EP2. If the host clears the stall in
either direction, then both direction’s STALL condition will be cleared. Bit 3 above will be reserved and always
read a “0”.
Table 36 –
Endpoint 0 Receive Byte Count Register
EP0RX_BC
(0xB5 - RESET=0x00)
NAME
R/W
Reserved
R
This bit always reads “0”.
64BYTE
R
1 = Indicates that 64 Bytes were received.
COUNT
R
Indicates the byte count of the packet received on EP0 and
stored in SRAM beginning at address 0x0000.
ENDPOINT 0 RECEIVE BYTE COUNT REGISTER
DESCRIPTION
BIT
7
6
[5:0]
Note:
This register is updated at the end of a transfer and is actually the least significant bits of the ending address
in the SRAM buffer.
相關(guān)PDF資料
PDF描述
USB97C202 ATA/ATAPI CONTROLLER
USB97C202-MN-02 ATA/ATAPI CONTROLLER
USB97C223 capacitor Selection for Internal Regulator Output Pins
USB97C243 capacitor Selection for Internal Regulator Output Pins
USB97CFDC USB FLOPPY DISK CONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
USB-A(M)-A(F)-1M-BEIGE 制造商:SMART CABLE 功能描述:
USB-A-001A 制造商:YAMAICHI 制造商全稱:Yamaichi Electronics Co., Ltd. 功能描述:Universal Serial Bus, Type A - 90° Receptacle
USB-A-001A-30 制造商:YAMAICHI 制造商全稱:Yamaichi Electronics Co., Ltd. 功能描述:Universal Serial Bus, Type A - 90° Receptacle
USB-A-002A 制造商:YAMAICHI 制造商全稱:Yamaichi Electronics Co., Ltd. 功能描述:Universal Serial Bus, Type A - 90° Receptacle
USB-A-002A-30 制造商:YAMAICHI 制造商全稱:Yamaichi Electronics Co., Ltd. 功能描述:Universal Serial Bus, Type A - 90° Receptacle
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*