![](http://datasheet.mmic.net.cn/370000/UPD703215_datasheet_16743812/UPD703215_40.png)
CHAPTER 1 INTRODUCTION
User’s Manual U16890EJ1V0UD
40
(2/2)
Part Number
μ
PD703212/
μ
PD703212Y
μ
PD703213/
μ
PD703213Y
μ
PD703214/
μ
PD703214Y
μ
PD70F3214/
μ
PD70F3214Y
μ
PD70F3214H/
μ
PD70F3214HY
μ
PD703215/
μ
PD703215Y
μ
PD70F3215H/
μ
PD70F3215HY
Ceramic/crystal/external clock
When PLL not used
2 to 10 MHz
Note 1
: 2.7 to 5.5 V
REGC pin
connected
directly to V
DD
Standard products, (A) grade products: 2 to 5 MHz: 4.5 to 5.5 V, 2 to 4 MHz: 4.0 to 5.5
V, 2 to 2.5 MHz: 2.7 to 5.5 V
(A1) grade products: 2 to 5 MHz: 4.5 to 5.5 V, 2 to 4 MHz: 4.0 to 5.5 V,
2 to 3 MHz: 3.5 to 5.5 V
(A2) grade products: 2 to 4 MHz: 4.0 to 5.5 V, 2 to 3 MHz: 3.5 to 5.5 V
Main clock
(oscillation frequency)
When
PLL
used
10
μ
F capacitor
connected to
REGC pin
Standard products, (A) grade products, (A1) grade products, (A2) grade products: 2 to
4 MHz: 4.0 to 5.5 V
Subclock
(oscillation frequency)
Crystal/external clock
(32.768 kHz)
Minimum instruction
execution time
50 ns (When main clock operated at (f
XX
) = 20 MHz)
DSP function
32
×
32 = 64: 200 to 250 ns (at 20 MHz)
32
×
32 + 32 = 32: 300 ns (at 20 MHz)
16
×
16 = 32: 50 to 100 ns (at 20 MHz)
16
×
16 + 32 = 32: 150 ns (at 20 MHz)
I/O ports
84
Input: 8
I/O: 76 (among these, N-ch open-drain output selectable: 8, fixed to N-ch open-drain output: 4)
16-bit timer/event counter P:
1 channel
Timer
16-bit timer/event counter 0: 4 channels
8-bit timer/event counter 5: 2 channels
(16-bit timer/event counter: usable as 1 channel)
8-bit timer H: 2 channels
Watch timer: 1 channel
8-bit interval timer: 1 channel
Watchdog timer: 2 channels
Real-time output port
4 bits
×
1, 2 bits
×
1, or 6 bits
×
1
A/D converter
10-bit resolution
×
8 channels
D/A converter
8-bit resolution
×
2 channels
Serial interface
CSI: 2 channels
CSIA (with automatic transmit/receive function): 2 channels
UART: 2 channels
I
Dedicated baud rate generator: 2 channels
2
C bus: 1 channel
Note 2
Interrupt sources
External: 9 (9)
Note 3
, internal: 30/31
Note 2
External: 9 (9)
33/34
Note 3
, internal:
Note 2
Power save function
STOP/IDLE/HALT
Operating supply voltage
Standard products, (A) grade products: 4.5 to 5.5 V (at 20 MHz)/4.0 to 5.5 V (at 16 MHz)/2.7 to 5.5 V (at 10 MHz)
(A1) grade products (mask version only): 4.5 to 5.5 V (at 20 MHz)/4.0 to 5.5 V (at 16 MHz)/3.5 to 5.5 V (at 12 MHz)
(A2) grade products (mask version only): 4.0 to 5.5 V (at 16 MHz)/3.5 to 5.5 V (at 12 MHz)
Package
100-pin plastic LQFP (fine pitch) (14
×
14 mm)
100-pin plastic QFP (14
×
20 mm)
Note 4
Notes 1.
In the
μ
PD703215, 703215Y, 70F3214H, 70F3214HY, 70F3215H, 70F3215HY: 2 to 8 MHz (these values
may change after evaluation)
2.
Only in products with an I
3.
The figure in parentheses indicates the number of external interrupts for which STOP mode can be
released.
4.
All of the 100-pin plastic QFP package products are under development.
2
C bus (Y products).