參數(shù)資料
型號(hào)： UPD703201
廠商： NEC Corp.
英文描述： 32-BIT SINGLE-CHIP MICROCONTROLLERS
中文描述： 32位單晶片微控制器
文件頁數(shù)： 89/98頁
文件大小： 797K
代理商： UPD703201
Preliminary Product Information U15436EJ1V0PM
89
μ
PD703201, 703201Y, 703204, 703204Y, 70F3201, 70F3201Y, 70F3204, 70F3204Y
I
2
C Bus Mode (
μ
PD703201Y, 703204Y, 70F3201Y, 70F3204Y only)
(T
A
=
–
40 to +85
°
C, V
DD
= AV
DD
= EV
DD
= V
DD
BU = 2.2 to 2.7 V, V
SS
= AV
SS
= EV
SS
= V
SS
BU = 0 V)
Normal Mode
High-Speed Mode
Parameter
Symbol
MIN.
MAX.
MIN.
MAX.
Unit
SCL clock frequency
f
CLK
0
100
0
400
kHz
Bus-free time (between
stop/start conditions)
t
BUF
<103>
4.7
–
1.3
–
μ
s
Hold time
Note 1
t
HD:STA
<104>
4.0
–
0.6
–
μ
s
SCL clock low-level width
t
LOW
<105>
4.7
–
1.3
–
μ
s
SCL clock high-level width
t
HIGH
<106>
4.0
–
0.6
–
μ
s
Setup time for start/restart
conditions
t
SU:STA
<107>
4.7
–
0.6
–
μ
s
CBUS
compatible
master
5.0
–
–
–
μ
s
Data hold
time
I
2
C mode
t
HD:DAT
<108>
0
Note 2
–
0
Note 2
0.9
Note 3
μ
s
Data setup time
t
SU:DAT
<109>
250
–
100
Note 4
–
ns
SDA and SCL signal rise time
t
R
<110>
–
1,000
20 + 0.1Cb
Note 5
300
ns
SDA and SCL signal fall time
t
F
<111>
–
300
20 + 0.1Cb
Note 5
300
ns
Stop condition setup time
t
SU:STO
<112>
4.0
–
0.6
–
μ
s
Pulse width with spike
suppressed by input filter
t
SP
<113>
–
–
0
50
ns
Capacitance load of each bus
line
Cb
–
400
–
400
pF
Notes 1.
At the start condition, the first clock pulse is generated after the hold time.
2.
The system requires a minimum of 300 ns hold time internally for the SDA signal (at V
IHmin.
.
of SCL
signal) in order to occupy the undefined area at the falling edge of SCL.
3.
If the system does not extend the SCL signal low hold time (t
LOW
), only the maximum data hold time (t
HD
:
DAT
) needs to be satisfied.
4.
The high-speed-mode I
speed-mode I
If the system does not extend the SCL signal's low state hold time:
t
SU
:
DAT
≥
250 ns
If the system extends the SCL signal's low state hold time:
Transmit the following data bit to the SDA line prior to releasing the SCL line (t
Rmax.
+ t
SU
:
DAT
= 1,000
+ 250 = 1,250 ns: Normal mode I
5.
Cb: Total capacitance of one bus line (unit: pF)
2
C bus can be used in a normal-mode I
2
C bus system. In this case, set the high-
2
C bus so that it meets the following conditions.
2
C bus specification).
相關(guān)PDF資料
PDF描述
UPD703204 32-BIT SINGLE-CHIP MICROCONTROLLERS
UPD70F30025AGC-25 LJT 24C 12#16 12#12 PIN PLUG
UPD70F3004AGC-33 32-bit RISC Microcontrollers
UPD70F3004AGC-25 32-bit RISC Microcontrollers
UPD7030025AGC-25 LJT 24C 12#16 12#12 PIN PLUG
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD703201GC-XXX-8EU 制造商:NEC 制造商全稱:NEC 功能描述:32-BIT SINGLE-CHIP MICROCONTROLLERS
UPD703201Y 制造商:NEC 制造商全稱:NEC 功能描述:32-BIT SINGLE-CHIP MICROCONTROLLERS
UPD703201YGC-XXX-8EU 制造商:NEC 制造商全稱:NEC 功能描述:32-BIT SINGLE-CHIP MICROCONTROLLERS
UPD703204 制造商:NEC 制造商全稱:NEC 功能描述:32-BIT SINGLE-CHIP MICROCONTROLLERS
UPD703204F1-XXX-EA6 制造商:NEC 制造商全稱:NEC 功能描述:32-BIT SINGLE-CHIP MICROCONTROLLERS
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*