參數(shù)資料
型號: UPD703130
廠商: NEC Corp.
英文描述: MOS INTEGRATED CIRCUIT
中文描述: 馬鞍山集成電路
文件頁數(shù): 50/72頁
文件大?。?/td> 601K
代理商: UPD703130
Preliminary Data Sheet U15390EJ1V0DS
50
μ
PD703130
(f) Write timing (EDO DRAM) (1/2)
Parameter
Symbol
Condition
MIN.
MAX.
Unit
Row address setup time
<56>
t
ASR
(0.5 + w
RP
)T – 10
ns
Row address hold time
<57>
t
RAH
(0.5 + w
RH
)T – 10
ns
Column address setup time
<58>
t
ASC
0.5T – 10
ns
Column address hold time
<59>
t
CAH
(0.5 + w
DA
)T – 10
ns
RAS precharge time
<61>
t
RP
(0.5 + w
RP
)T – 10
ns
RAS hold time
<63>
t
RSH
(1.5 + w
DA
)T – 10
ns
Column address read time
(from RAS
)
<64>
t
RAL
(2 + w
CP
+ w
DA
)T – 10
ns
CAS-RAS precharge time
<66>
t
CRP
(1 + w
RP
)T – 10
ns
CAS hold time
<67>
t
CSH
(1.5 + w
RH
+ w
DA
)
T –
10
ns
Delay time from RAS to column address
<76>
t
RAD
(0.5 + w
RH
)T – 10
ns
RAS-CAS delay time
<77>
t
RCD
(1 + w
RH
)T – 10
ns
CAS precharge time
<81>
t
CP
(0.5 + w
CP
)T – 10
ns
RAS hold time for CAS precharge
<83>
t
RHCP
(2 + w
CP
+ w
DA
)T – 10
ns
WE hold time (from CAS
)
<85>
t
WCH
(1 + w
DA
)T – 10
ns
Data hold time (from CAS
)
<87>
t
DH
(0.5 + w
DA
)T – 10
ns
WE read time
(from RAS
)
On-page
<88>
t
RWL
w
CP
= 0
(1.5 + w
DA
)T – 10
ns
WE read time
(from CAS
)
On-page
<89>
t
CWL
w
CP
= 0
(0.5 + w
DA
)T – 10
ns
WE pulse width
On-page
<92>
t
WP
w
CP
= 0
(1 + w
DA
)T – 10
ns
Write cycle time
<93>
t
HPC
(1 + w
DA
+ w
CP
)T – 10
ns
RAS pulse width
<94>
t
RASP
(2.5 + w
RH
+ w
DA
)
T –
10
ns
CAS pulse width
<95>
t
HCAS
(0.5 + w
DA
)T – 10
ns
Off-page
<101>
t
WCS1
(1 + w
RP
+ w
RH
)
T –
10
ns
WE setup time
(to CAS
)
On-page
<102>
t
WCS2
w
CP
1
w
CP
T – 10
ns
Off-page
<103>
t
DS1
(1.5 + w
RP
+ w
RH
)
T –
10
ns
Data setup time
(to CAS
)
On-page
<104>
t
DS2
(0.5 + w
CP
)T – 10
ns
Remarks 1.
T = t
CYK
2.
w
RP
: The number of waits due to the RPCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to
13).
3.
w
RH
: The number of waits due to the RHCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to
13).
4.
w
DA
: The number of waits due to the DACxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to
13).
5.
w
CP
: The number of waits due to the CPCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to
13).
相關(guān)PDF資料
PDF描述
UPD703201 32-BIT SINGLE-CHIP MICROCONTROLLERS
UPD703204 32-BIT SINGLE-CHIP MICROCONTROLLERS
UPD70F30025AGC-25 LJT 24C 12#16 12#12 PIN PLUG
UPD70F3004AGC-33 32-bit RISC Microcontrollers
UPD70F3004AGC-25 32-bit RISC Microcontrollers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD703130GC-8EU 制造商:NEC 制造商全稱:NEC 功能描述:MOS INTEGRATED CIRCUIT
UPD703131A 制造商:NEC 制造商全稱:NEC 功能描述:32-Bit Single-Chip Microcontrollers
UPD703131AF1-EN4 制造商:NEC 制造商全稱:NEC 功能描述:32-Bit Single-Chip Microcontrollers
UPD703131AF1-XXX-EN4 制造商:NEC 制造商全稱:NEC 功能描述:32-Bit Single-Chip Microcontrollers
UPD703131AGJ-XXX-UEN 制造商:NEC 制造商全稱:NEC 功能描述:32-Bit Single-Chip Microcontrollers