
iii
8.3.6 Programmable Pulse Generate (PPG) Output Mode ............................................................................. 77
9.1 Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81
9.2 TimerCounter Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82
9.3 Function. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87
9.3.1 8-Bit Timer Mode (TC3 and 4) ................................................................................................................ 87
9.3.2 8-Bit Event Counter Mode (TC3, 4) ........................................................................................................ 88
9.3.3 8-Bit Programmable Divider Output (PDO) Mode (TC3, 4)..................................................................... 88
9.3.4 8-Bit Pulse Width Modulation (PWM) Output Mode (TC3, 4).................................................................. 91
9.3.5 16-Bit Timer Mode (TC3 and 4) .............................................................................................................. 93
9.3.6 16-Bit Event Counter Mode (TC3 and 4) ................................................................................................ 94
9.3.7 16-Bit Pulse Width Modulation (PWM) Output Mode (TC3 and 4).......................................................... 94
9.3.8 16-Bit Programmable Pulse Generate (PPG) Output Mode (TC3 and 4) ............................................... 97
9.3.9 Warm-Up Counter Mode......................................................................................................................... 99
9.3.9.1 Low-Frequency Warm-up Counter Mode
(NORMAL1
→ NORMAL2 → SLOW2 → SLOW1)
9.3.9.2 High-Frequency Warm-Up Counter Mode
(SLOW1
→ SLOW2 → NORMAL2 → NORMAL1)
10. Asynchronous Serial interface (UART )
10.1 Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102
10.3 Transfer Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 104
10.4 Transfer Rate. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105
10.5 Data Sampling Method . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105
10.6 STOP Bit Length . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106
10.7 Parity . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106
10.8 Transmit/Receive Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106
10.8.1 Data Transmit Operation .................................................................................................................... 106
10.8.2 Data Receive Operation ..................................................................................................................... 106
10.9 Status Flag . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 107
10.9.1 Parity Error.......................................................................................................................................... 107
10.9.2 Framing Error...................................................................................................................................... 107
10.9.3 Overrun Error...................................................................................................................................... 107
10.9.4 Receive Data Buffer Full..................................................................................................................... 108
10.9.5 Transmit Data Buffer Empty ............................................................................................................... 108
10.9.6 Transmit End Flag .............................................................................................................................. 109
11. Serial Expansion Interface (SEI)
11.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111
11.2 SEI Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112
11.2.1 SEI Control Register (SECR).............................................................................................................. 112
11.2.2 SEI Status Register (SESR) ............................................................................................................... 113
11.2.3 SEI Data Register (SEDR).................................................................................................................. 113
11.3 SEI Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114
11.3.1 Controlling SEI clock polarity and phase ............................................................................................ 114
11.3.2 SEI data and clock timing ................................................................................................................... 114
11.4 SEI Pin Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115
11.4.1 SCLK pin............................................................................................................................................. 115
11.4.2 MISO/MOSI pins................................................................................................................................. 115