- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383960 > TMP470R1B768PGE (Texas Instruments, Inc.) 16/32-Bit RISC Flash Microcontroller PDF資料下載
參數(shù)資料
| 型號(hào)： | TMP470R1B768PGE |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 16/32-Bit RISC Flash Microcontroller |
| 中文描述： | 16/32位RISC閃存微控制器 |
| 文件頁數(shù)： | 42/50頁 |
| 文件大?。?/td> | 393K |
| 代理商： | TMP470R1B768PGE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當(dāng)前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
www.ti.com
HIGH-END TIMER (HET) TIMINGS
Minimum PWM Output Pulse Width:
This is equal to one high resolution clock period (HRP). The HRP is defined by the 6-bit high resolution prescale
factor (hr), which is user defined, giving prescale factors of 1 to 64, with a linear increment of codes.
Minimum Input Pulses that Can Be Captured:
The input pulse width must be greater or equal to the low resolution clock period (LRP), i.e., the HET loop (the
HET program must fit within the LRP). The LRP is defined by the 3-bit loop-resolution prescale factor (lr), which
is user defined, with a power of 2 increment of codes. That is, the value of lr can be 1, 2, 4, 8, 16, or 32.
HIGH-END CAN CONTROLLER (HECCn) MODE TIMINGS
Dynamic Characteristics for the CANnHTX and CANnHRX Pins
TMS470R1B768
16/32-Bit RISC Flash Microcontroller
SPNS108A–AUGUST 2005–REVISED AUGUST 2006
Therefore, the minimum PWM output pulse width = HRP(min) = hr(min)/SYSCLK = 1/SYSCLK
For example, for a SYSCLK of 30 MHz, the minimum PWM output pulse width = 1/30 = 33.33ns
Therefore, the minimum input pulse width = LRP(min) = hr(min) * lr(min)/SYSCLK = 1 * 1/SYSCLK
For example, with a SYSCLK of 30 MHz, the minimum input pulse width = 1 * 1/30 = 33.33 ns
NOTE:
Once the input pulse width is greater than LRP, the resolution of the measurement is
still HRP. (That is, the captured value gives the number of HRP clocks inside the
pulse.)
Abbreviations:
hr = HET high resolution divide rate = 1, 2, 3,...63, 64
lr = HET low resolution divide rate = 1, 2, 4, 8, 16, 32
High resolution clock period = HRP = hr/SYSCLK
Loop resolution clock period = LRP = hr*lr/SYSCLK
PARAMETER
MIN
MAX
UNIT
ns
ns
t
d(CANnHTX)
t
d(CANnHRX)
Delay time, transmit shift register to CANnHTX pin
(1)
Delay time, CANnHRX pin to receive shift register
15
5
(1)
These values do not include rise/fall times of the output buffer.
42
Submit Documentation Feedback
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMP47C020 | Transient Voltage Suppressor Diodes |
| TMP47C020G | Transient Voltage Suppressor Diodes |
| TMP47C050 | Transient Voltage Suppressor Diodes |
| TMP47C050E | Transient Voltage Suppressor Diodes |
| TMP47C050G | Transient Voltage Suppressor Diodes |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMP470R1F369APGEQ | 制造商:Texas Instruments 功能描述: |
| TMP470R1VF338PZQ | 制造商:Texas Instruments 功能描述:- Rail/Tube |
| TMP470R1VF478GJZQ | 制造商:Texas Instruments 功能描述: |
| TMP4720/7440P/N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| TMP4720F | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:4-Bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。