
TEA5764HN_2
Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 02 — 9 August 2005
25 of 64
Philips Semiconductors
TEA5764HN
FM radio + RDS
Figure 9
assumes that block synchronization has been achieved and that no other
interrupt flags are being set.
10.2 DAV-B processing mode / fast PI search mode
This mode is used, for example, when the receiver has been re-tuned to a new station,
and a fast search of the PI code, always contained in the A or C’ block, is required. The
diagram shown in
Figure 10
, assumes that the RDS decoder is unsynchronized initially
and is performing a synchronization search.
During synchronization search the decoder does not set the DAVFLG until a valid A or C’
block is detected. If a valid B block is detected immediately, then the decoder is now
synchronized and bit SYNC is set to logic 1. In fact, if any 2 good blocks in a valid order
are detected, the RDS decoder will synchronize and give an interrupt.
Bit DOVF set when 2 new blocks received in BL and BP registers
(1) If there is no read cycle, B
1
is placed in the BP register and the new block C
1
is now in the BL
register. Bit DOVF is set to indicate two blocks available.
(2) Data is not transferred to BL register at the end of the read period/clear DOVF, D
1
is missed.
(3) In order not to lose D
1
a read must be performed before D
1
enters decoder buffer, thus read
finishes within 21 ms after DOVF set to logic 1.
(4) DOVF is cleared when the BL register is read. To be of use, DOVF has to be read before BL
and BP registers.
(5) To prevent DOVF being set again, an extra read of BL must be performed before A2 has been
decoded.
Fig 9.
DAV-A timing diagram, DAV-A/B: normal
001aab471
A
1
21.9 ms
DAVFLG
DAVFLG set
on falling edge
DAVN = 0, cleared
on read BL register
INTX
B
1
read BL
end read intmsk
read intflg
+
RDS on INTX
t
INT_RD
t
READ
BL register
BP register
A
1
x
t
INT_RD
<
≈
10 ms
read BL
read BL
C
1
D
1
A
2
B
2
C
2
B
1
A
1
(1)
(3)
(2)
A
2
D
1
(4)
(2)
(1)
(5)
C
1
B
1
D
1
C
1
B
2
A
2
being decoded
in the decoder buffer
B
1
A
1
data overflow bit
C
1
B
1
D
1
C
1
A
2
D
1
C
1
B
1
A
2
D
1
A
2
A
2
B
2
A
2
B
2
A
1
decoder
registers:
9.98 ms
9.98 ms
>
2 ms