![](http://datasheet.mmic.net.cn/370000/T7688_datasheet_16735410/T7688_2.png)
2
Table of Contents
Contents
Page
Contents
Page
Lucent Technologies Inc.
Data Sheet
May 1998
T7688 5.0 V E1/CEPT Quad Line Interface
Features .................................................................... 1
Applications ............................................................... 1
Description ................................................................. 1
Block Diagram ........................................................... 3
Pin Information .......................................................... 4
System Interface Pin Options ................................ 9
Receiver .................................................................. 10
Data Recovery ..................................................... 10
Jitter ..................................................................... 10
Receiver Configuration Modes ............................ 10
Clock/Data Recovery Mode (CDR) ................... 10
Zero Substitution Decoding (CODE) ................. 10
Alternate Logic Mode (ALM) ............................. 10
Alternate Clock Mode (ACM) ............................ 11
Loss Shut Down (LOSSD) ................................ 11
Receiver Alarms .................................................. 11
Analog Loss of Signal (ALOS) Alarm ................ 11
Digital Loss of Signal (DLOS) Alarm ................. 11
Bipolar Violation (BPV) Alarm ........................... 11
CEPT Receiver Specifications ............................. 12
Transmitter .............................................................. 13
Output Pulse Generation ..................................... 13
Jitter ..................................................................... 13
Transmitter Configuration Modes ........................ 14
Zero Substitution
Encoding/Decoding (CODE) ........................... 14
All Ones (AIS, Blue Signal) Generator (TBS) ... 14
Transmitter Alarms .............................................. 14
Loss of Transmit Clock (LOTC) Alarm .............. 14
Transmit Driver Monitor (TDM) Alarm ............... 14
CEPT Transmitter Pulse ...................................... 15
Template and Specifications ............................. 15
Jitter Attenuator ....................................................... 16
Data Delay ........................................................... 16
Generated (Intrinsic) Jitter ................................... 16
Jitter Transfer Function ........................................ 16
Jitter Tolerance .................................................... 16
Jitter Attenuator Enable ....................................... 16
Jitter Attenuator Receive Path Enable (JAR) .... 17
Jitter Attenuator Transmit Path Enable (JAT) ... 17
Loopbacks ...............................................................17
Full Local Loopback (FLLOOP) ...........................17
Remote Loopback (RLOOP) ................................17
Digital Local Loopback (DLLOOP) .......................17
Other Features ........................................................18
Powerdown (PWRDN) .........................................18
RESET (
RESET
, SWRESET) ...............................18
Loss of XCLK Reference Clock (LOXC) ..............18
In-Circuit Testing and Driver 3-State (ICT) ..........18
Microprocessor Interface .........................................19
Overview ..............................................................19
Microprocessor Configuration Modes ..................19
Microprocessor Interface Pinout Definitions ........20
Microprocessor Clock (MPCLK) Specifications ...21
Internal Chip Select Function ...............................21
Microprocessor Interface Register Architecture ...21
Alarm Register Overview (0000, 0001) .............23
Alarm Mask Register Overview (0010, 0011) ...23
Global Control Register
Overview (0100, 0101) ...................................24
Channel Configuration Register
Overview (0110—1001) ..................................25
Other Registers .................................................25
I/O Timing ............................................................26
XCLK Reference Clock ............................................31
Power Supply Bypassing .........................................31
External Line Interface Circuitry ...............................32
Absolute Maximum Ratings .....................................33
Handling Precautions ..............................................33
Operating Conditions ...............................................33
Timing Characteristics .............................................34
Outline Diagram .......................................................36
100-Pin BQFP ......................................................36
Ordering Information ................................................37
DS98-231TIC Replaces DS96-172TIC to Incorporate
the Following Updates..............................................37