- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385894 > SYM53C825A (LSI Corporation) PCI-SCSI I/O Processor(PCI-SCSI I/O接口處理器) PDF資料下載
參數(shù)資料
| 型號(hào)： | SYM53C825A |
| 廠商： | LSI Corporation |
| 英文描述： | PCI-SCSI I/O Processor(PCI-SCSI I/O接口處理器) |
| 中文描述： | 的PCI -的SCSI I / O處理器（個(gè)PCI -的SCSI的I / O接口處理器） |
| 文件頁數(shù)： | 39/225頁 |
| 文件大?。?/td> | 1237K |
| 代理商： | SYM53C825A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當(dāng)前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁
Functional Description
Interrupt Handling
SYM53C825A/825AE Data Manual
2-19
SIE N0 and SIE N1
T he SIEN0 and SIEN1 registers are the interrupt
enable registers for the SCSI interrupts in SIST 0
and SIST 1.
DIE N
T he DIEN register is the interrupt enable register
for DMA interrupts in DSTAT.
DCNT L
When bit 1 in this register is set, the IRQ/ pin will
not be asserted when an interrupt condition
occurs. T he interrupt is not lost or ignored, but
merely masked at the pin. Clearing this bit when
an interrupt is pending will immediately cause the
IRQ/ pin to assert. As with any register other than
ISTAT, this register cannot be accessed except by a
SCRIPT S instruction during SCRIPT S execution.
Fatal vs. Non-Fatal
Interrupts
A fatal interrupt, as the name implies, always
causes SCRIPT S to stop running. All non-fatal
interrupts become fatal when they are enabled by
setting the appropriate interrupt enable bit. Inter-
rupt masking will be discussed later in this section.
All DMA interrupts (indicated by the DIP bit in
ISTAT and one or more bits in DSTAT being set)
are fatal.
Some SCSI interrupts (indicated by the SIP bit in
the ISTAT and one or more bits in SIST 0 or
SIST 1 being set) are non-fatal. When the
SYM53C825A is operating in Initiator mode, only
the Function Complete (CMP), Selected (SEL),
Reselected (RSL), General Purpose T imer Expired
(GEN), and Handshake to Handshake T imer
Expired (HT H) interrupts are non-fatal. When
operating in Target mode CMP, SEL, RSL, Target
mode: SAT N/ active (M/A), GEN, and HT H are
non-fatal. Refer to the description for the Disable
Halt on a Parity Error or SAT N/ active (Target
Mode Only) (DHP) bit in the SCNT L1 register to
configure the chip’s behavior when the SAT N/
interrupt is enabled during Target mode operation.
T he Interrupt on the Fly interrupt is also non-
fatal, since SCRIPT S can continue when it occurs.
T he reason for non-fatal interrupts is to prevent
SCRIPT S from stopping when an interrupt occurs
that does not require service from the CPU. T his
prevents an interrupt when arbitration is complete
(CMP set), when the SYM53C825A has been
selected or reselected (SEL or RSL set), when the
initiator has asserted AT N (target mode: SAT N/
active), or when the General Purpose or Hand-
shake to Handshake timers expire. T hese inter-
rupts are not needed for events that occur during
high-level SCRIPT S operation.
Masking
Masking an interrupt means disabling or ignoring
that interrupt. Interrupts can be masked by clear-
ing bits in the SIEN0 and SIEN1 (for SCSI inter-
rupts) registers or DIEN (for DMA interrupts)
register. How the chip will respond to masked
interrupts depends on: whether polling or hard-
ware interrupts are being used; whether the inter-
rupt is fatal or non-fatal; and whether the chip is
operating in Initiator or Target mode.
If a non-fatal interrupt is masked and that condi-
tion occurs, SCRIPT S will not stop, the appropri-
ate bit in the SIST 0 or SIST 1 will still be set, the
SIP bit in the ISTAT will not be set, and the IRQ/
pin will not be asserted. See the section on non-
fatal vs. fatal interrupts for a list of the non-fatal
interrupts.
If a fatal interrupt is masked and that condition
occurs, then SCRIPT S will still stop, the appropri-
ate bit in the DSTAT, SIST 0, or SIST 1 register
will be set, and the SIP or DIP bits in the ISTAT
will be set, but the IRQ/ pin will not be asserted.
When the chip is initialized, enable all fatal inter-
rupts if you are using hardware interrupts. If a fatal
interrupt is disabled and that interrupt condition
occurs, SCRIPT S will halt and the system will
never know it unless it times out and checks the
ISTAT after a certain period of inactivity.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SYM53C825AE | PCI-SCSI I/O Processor(PCI-SCSI I/O接口處理器) |
| SYM53C860 | Single-Chip High-Performance PCI-Ultra SCSI (Fast-20) I/O Processor(單片、高性能PCI-超級(jí)SCSI (Fast-20) I/O 處理器) |
| SYM53C875 | PCI-Ultra SCSI I/O Processor(PCI-Ultra SCSI I/O處理器) |
| SYM53C875E | PCI-Ultra SCSI I/O Processor(PCI-Ultra SCSI I/O 處理器) |
| SYM53C876E | PCI-Dual Channel SCSI Multi-function Controller(PCI-雙通道SCSI多功能控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SYM53C876E(PBGA) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SCSI Bus Interface/Controller |
| SYM53C876E(PQFP) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SCSI Bus Interface/Controller |
| SYM53C885 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| SYM53C896 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BUS CONTROLLER |
| SYM-63LH+ | 制造商:MINI 制造商全稱:Mini-Circuits 功能描述:Frequency Mixer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。