參數(shù)資料
型號: SI3012-KS
廠商: Silicon Laboratories Inc
文件頁數(shù): 3/64頁
文件大小: 0K
描述: IC LINE-SIDE DAA 16SOIC
標準包裝: 48
系列: ISOcap™
數(shù)據(jù)格式: V.90
電源電壓: 3.3 V ~ 5 V
安裝類型: 表面貼裝
封裝/外殼: 16-SOIC(0.154",3.90mm 寬)
供應(yīng)商設(shè)備封裝: 16-SOIC N
包裝: 管件
Si3038
Rev. 2.01
11
Figure 7. AC-Link Low Power Mode Timing Diagram
Figure 8. ATE Test Mode Timing Diagram
Table 12. AC Link Timing Characteristics— Low Power Mode Timing
(VD = 3.0 to 3.6 V, VA = Charge Pump, TA = 25°C, CL = 50 pF)
Parameter
Symbol
Min
Typ
Max
Unit
End of Slot 2 to BIT_CLK, SDATA_IN
Low
Ts2_pdown
——
1.0
s
Table 13. ATE Test Mode
(VD = 3.0 to 3.6 V, VA = Charge Pump, TA = 25°C, CL = 50 pF)
Parameter1,2
Symbol
Min
Typ
Max
Unit
Setup to rising edge of RESET (also
applies to SYNC)
Tsetup2rst
15.0
ns
Rising edge of RESET to Hi-Z delay
Toff
25.0
ns
Notes:
1. All AC link signals are normally low through the trailing edge of RESET. Bringing SDATA_OUT high for the trailing edge
of RESET causes AC’97 AC-link outputs to go high impedance, which is suitable for ATE in circuit testing.
2. When the test mode has been entered, AC’97 must be issued another RESET with all AC-link signals low to return to
the normal operating mode.
SYNC
BIT_CLK
SDATA_OUT
SDATA_IN
Slot 1 Slot 2
Write to
0x56
Data
MLNK
Don't care
T
s2_pdow n
Note: BIT_CLK not to scale
RESET
SDATA_OUT
SDATA_IN, BIT_CLK
T
setup2rst
Hi-Z
T
off
相關(guān)PDF資料
PDF描述
SI3019-F-FS IC LINE-SIDE DAA 16SOIC
SI3019-F-GM IC VOICE GLOBAL DAA PROGR 20QFN
SI3063-F-FS IC DAA ENH GLOB LINE-SIDE 16SOIC
SI3066-B-FS IC DAA ENH FCC LINE-SIDE 8SOIC
SI3068-B-FS IC FCC+ EMBEDDED DAA 8SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI3012-KSR 制造商:Silicon Laboratories Inc 功能描述:
SI-3012KS-TL 制造商:Sanken Electric Co Ltd 功能描述:IC REG LDO ADJ 1A 8SOIC
SI3012-KT 制造商:未知廠家 制造商全稱:未知廠家 功能描述:GLOBAL MC 97 SILICON DAA
SI-3012LU 制造商:SANKEN 制造商全稱:Sanken electric 功能描述:Surface-Mount, Low Current Consumption, Low Dropout Voltage Dropper Type
SI-3012LU-TL 制造商:Sanken Electric Co Ltd 功能描述:IC REG LDO ADJ 0.25A SOT89-5