![](http://datasheet.mmic.net.cn/Silicon-Laboratories-Inc/SI3012-KS_datasheet_102089/SI3012-KS_22.png)
Si3038
22
Rev. 2.01
Initialization
When the Si3038 is initially powered up, the RESET pin
should be asserted. When the RESET pin is
deasserted, the registers will have default values. This
reset condition guarantees the line-side chip (Si3014) is
powered down with no possibility of loading the line (i.e.,
off-hook). An example initialization procedure is outlined
below:
1. Execute a register reset by writing (any value) to register
3Ch.
2. Program the desired sample rate with register 40h (42h).
See register 40h (42h) description on
page 41 for
allowable sample rates.
3. Write 0x0000 to register 3Eh to power up the Si3038.
4. Wait for the Si3038 to complete power up. The lower 8 bits
indicate that the Si3038 is ready. If the Si3038 is
configured as line #1 codec, 3Eh[7:0] = 0x0F indicates
readiness. If the codec is configured as line #2,
3Eh[7:0] = 0x33 indicates readiness.
5. Program GPIO registers to desired modes (registers 4Ch–
54h).
6. Program DAC/ADC levels with register 46h (48h).
7. Program desired line interface parameters (i.e., DCT[1:0],
ACT, OHS, RT LIM[1:0], and Vol[1:0] as defined in
After this procedure is complete, the Si3038 is ready for
ring detection and off-hook operation.
AC-Link
AC-link is a bidirectional, fixed rate, serial PCM digital
stream. It handles multiple input and output audio
streams and control register accesses employing a
time-division multiplexing (TDM) scheme. The AC-link
architecture divides each audio frame into 12 outgoing
and 12 incoming data streams, each with 20-bit sample
resolution.
The AC-link serial interconnect defines a digital data
and control pipe between the controller and the codec.
The AC-link supports 12 20-bit slots at 48 kHz on
SDATA_IN and SDATA_OUT. The TDM “slot-based”
architecture supports a per-slot valid tag infrastructure
that is the source of each slot’s data sets or clears to
indicate the validity of the slot data within the current
frame. For modem AFE, data streams at a variety of
required sample rates can be supported.
Isolation Barrier
The Si3038 achieves an isolation barrier through low-
cost, high-voltage capacitors in conjunction with Silicon
Laboratories’ patented ISOcap signal processing
techniques. These techniques eliminate any signal
degradation due to capacitor mismatches, common
Slovakia
0
10
0
00
Slovenia
0
10
1
00
South Africa
1
0
10
1
0
00
South Korea
0
10
0
00
Spain
0
0 or 1
11
0
11
00
Sweden
0
0 or 1
11
0
11
00
Switzerland
0
0 or 1
11
0
11
00
Syria1
00
01
00
Taiwan1
00
01
00
Thailand1
00
01
00
UAE
0
0100
0
00
United Kingdom
0
0 or 1
11
0
11
00
USA
0
0100
0
00
Yemen
0
0100
0
00
Table 19. Country Specific Register Settings (Continued)
Register
5Ch
62h
Country
OHS
ACT
DCT[1:0]
RZ
RT
LIM[1:0] VOL[1:0]
Note:
1. See "DC Termination Considerations" on page 24 for more information.
2. CTR21 includes the following countries: Austria, Belgium, Denmark, Finland, France, Germany, Greece,
Iceland, Ireland, Italy, Luxembourg, Netherlands, Norway, Portugal, Spain, Sweden, Switzerland, and the
United Kingdom.
3. Supported for loop current
≥ 20 mA.