1998 May 19
49
Philips Semiconductors
Preliminary specification
Car Radio Digital Signal Processor
SAA7708H
20.3
CDSP write cycles
The I
2
C bus configuration for a WRITE cycle is shown in table Table 16. The write cycle is used to write the bytes to
control the DCS block, the PLL for the DSP clock generation, the IAC settings, the AD volume control settings, the analog
input selection, the format of the I
2
S and some other settings. More detail can be found in the I
2
C memory map, Table 19.
Table 16
Master transmitter writes to the CDSP registers.
The datalength is 2 bytes or 3 bytes depending of the accessed memory. If the Y-memory is addressed the data length
is 2 bytes, in case of the X-memory the length is 3 bytes. The slave receiver detects the address and adjusts the number
of bytes accordingly.
20.4
CDSP READ cycles
The I
2
C bus configuration for a read cycle is shown in table Table 17. The read cycle is used to read the data values from
XRAM or YRAM. The master starts with a start condition S, the CDSP address ‘0011100’ and a ‘0’ (Write) for the
read/write bit. This is followed by an acknowledge by the CDSP. Then the Master writes the memory address High and
memory addres Low where the reading of the memory content of the CDSP must start. The CDSP acknowledges these
addresses both. Then the master generates a repeated Start (Sr) and again the CDSP address ‘0011100’ but this time
followed by a ‘1’ (Read) of the read/write bit. From this moment on the CDSP will sent the memory content in groups of
2 (Y-memory) or 3 (X-memory) bytes to the I
2
C bus each time acknowledged by the Master. The Master stops this cycle
by generating a Negative Acknowledge, then the CDSP frees the I
2
C bus and the Master can generate a Stop condition.
The data is transferred from the DSP register to the I
2
C register at execution of the MPI instruction in the DSP program.
R
/
W
A
C
K
N
.
C
D
S
P
A
C
K
N
.
C
D
S
P
A
C
K
N
.
C
D
S
P
A
C
K
N
.
C
D
S
P
A
C
K
N.
C
D
S
P
A
C
K
N
.
C
D
S
P
S 0011100 0
A
AddrH
A
AddrL
A DataH
auto increment if repeated n-groups of
3 (2) bytes
A
DataM
A
DataL
A
P
S
P
A
AddrH and AddrL
DataH, DataM and DataL
DataH and DataM
= Start condition
= Stop condition
= Acknowledge from CDSP
= Address DSP register
= Data of XRAM or registers
= Data of YRAM