參數(shù)資料
型號(hào)： SAA7392
廠商： NXP Semiconductors N.V.
英文描述： Channel encoder/decoder CDR60(通道編碼器/譯碼器)
中文描述： 信道編碼器/解碼器CDR60（通道編碼器/譯碼器）
文件頁(yè)數(shù)： 19/76頁(yè)
文件大?。?/td> 246K
代理商： SAA7392
2000 Mar 21
19
Philips Semiconductors
Preliminary specification
Channel encoder/decoder CDR60
SAA7392
7.5
Bit recovery
The bit recovery block (shown in Fig.6) contains the slice
levelcircuitry,anoisefiltertolimittheHF-EFMsignalnoise
contribution, an adaptive slicer circuit and a digital PLL.
These blocks can be controlled via the microprocessor.
The channel rate should always obey the following
constraints:
It should be less than 2
×
the system clock
It should be greater than 0.25
×
the system clock.
In this clock range reliable bit clock detection is possible.
All data found will be written to the FIFO. It is the
responsibility of the user to select BCLK and system clock
values so that the FIFO operation is controlled.
The digital noise filter runs on the PLL bit clock and limits
the bandwidth of the incoming signal to 0.25 of the PLL bit
clock frequency. The characteristics of the filter are:
Passband: 0 to 0.22 f
b
Stopband: 0.28 f
b
to (f
clk
0.28 f
b
)
Rejection:
28 dB.
The slice level determination circuit compensates the
incoming signal asymmetry component. The bandwidth of
this circuit is programmable via register PLLSet.
A programmable (one tap presetable, asymmetrical)
equaliser is used in the bit detection circuit. The first and
last tap settings are different. Possible tap values are
settable via register PLLEqu.
The advanced detector has two extra detection circuits
(adaptive slicer and run length 2 push-back) which are
controlled via the VitSet register, that allow improved
margin in the bit detector.
The adaptive slicer does a second stage slice operation;
thebandwidthishigherthanthefirstslicer.Itcanbeturned
on/off via the VitSet register.
If the advanced detector is switched on all run length 2
symbols are pushed back to run length 3. The circuit will
determine the transition that was most likely to be in error,
and shift the transition on that edge.
Fig.6 Block diagram of bit recovery block.
handbook, full pagewidth
AMPLIFIER
MGR796
+
+
MEAS1
clocked on PLL clock
MULTIPLEXER
jitter value
PLL frequency
slice level
RMS JITTER
MEASUREMENT
VITERBI
DETECTOR
DIGITAL
EQUALIZER
NOISE
FILTER
ADC
ZERO TRANS
DETECTOR
SLICE LEVEL
DETERMINE
GAIN CONTROL
BLOCK
DIGITAL
PLL
HIN
相關(guān)PDF資料
PDF描述
SAA7705H Car radio Digital Signal Processor（DSP）(車載電臺(tái)數(shù)字信號(hào)處理器)
SAA7712H Sound effects DSP(聲音效應(yīng)數(shù)字信號(hào)處理器)
SAA7712 Sound effects DSP
SAA8110G Digital Signal Processor (DSP) for cameras(應(yīng)用于照相中的數(shù)字信號(hào)處理器)
SAA8122A Digital Still Camera Processor (ImagIC family)(數(shù)字靜態(tài)照相處理器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAA7392HL 制造商:NXP Semiconductors 功能描述:CD-ROM INTERFACE, 80 Pin, Plastic, QFP
SAA7500 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital satellite radio broadcasting tuner decoder SAT-2
SAA7501WP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ARD/ZDF NR.3R1 DIGITAL DECODER|LDCC|68PIN|PLASTIC
SAA-75J2.5-1 制造商:Amphenol Corporation 功能描述:
SAA7704H/204 制造商:NXP Semiconductors 功能描述:Electronic Component
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*