- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98073 > SAA6703AH (NXP SEMICONDUCTORS) CRT OR FLAT PNL GRPH DSPL CTLR, PQFP160 PDF資料下載
參數(shù)資料
| 型號： | SAA6703AH |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 顯示控制器 |
| 英文描述： | CRT OR FLAT PNL GRPH DSPL CTLR, PQFP160 |
| 封裝： | 28 X 28 MM, 3.40 MM HEIGHT, PLASTIC, MS-022, SOT-322-2, QFP-160 |
| 文件頁數(shù)： | 46/97頁 |
| 文件大?。?/td> | 488K |
| 代理商： | SAA6703AH |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當(dāng)前第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁
2004 Apr 01
50
Philips Semiconductors
Product specication
XGA analog input at panel controller
SAA6703AH
Additionally, the mode detection interrupt can be
generated on the falling edge of every vsync, which is
enabled if vsync_int_en is set to logic 1.
The states of each interrupt condition vsync_int, jitter_int,
vsync_pol_int, hsync_pol_int, no_vsync_int,
no_hsync_int, v_lines_int, h_clocks_int and v_clocks_int
can be read out at registers MD_INT_HI and MD_INT_LO
(0AH and 0BH). Whenever an interrupt condition is met,
the particular flag is set to logic 1. If clear_int at MD_CTRL
(00H) is programmed with logic 1, all interrupt flags are
cleared.
If int_lock is set to logic 1, all flags and values are frozen in
the moment an interrupt occurs until clear_int is set to
logic 1 the next time.
7.10.2
SYNC ACTIVITY DETECTION
Activity detection for AVI horizontal and vertical sync is
provided. Moreover, the vertical sync output of the CSYNC
slicer and the sync-on-green signal from the sync
separator are checked permanently for activity. An
interrupt may be generated on any change of activity.
Interrupts can be masked with a set of interrupt enable
bits. Writing a logic 1 to the existing clear_int bit will clear
this interrupts.
For activity bits, logic 0 means inactive and logic 1 means
active. For sync interrupt bits, logic 0 means disabled and
logic 1 means enabled. For sync active interrupt bits,
logic 0 means no interrupt and logic 1 means interrupt
pending.
The sync-on-green activity detection is only an indicator
that the digital output of the sync slicer is active. The
line-locked PLL with its lock flag should be used to
distinguish a real sync-on-green from disturbances
resulting from the image data on the green channel.
Table 30 Line PLL lock
7.10.3
AUTO-ADJUSTMENT
There are four auto-adjustment modes:
Active area detection
Brightest and lowest pixel search
Pixel measurement
Phase distortion measurement.
The programming registers for all four modes are shared.
Bit aa_mode selects the auto-adjustment mode according
to Table 31.
Table 31 Auto-adjustment modes
In each mode, reference colours or reference coordinates
have to be programmed (into bits ref_colour_0,
ref_colour_1 or ref_row_0, ref_col_0, ref_row_1, ref_col_1
respectively). The auto-adjustment is activated by writing
to the AA_CTRL register and started synchronized to the
beginning of the next frame. The function is then applied
for a number of frames defined in aa_cycles. After
performing the auto-adjustment for this number of frames,
an interrupt can be generated. The different aa-functions
have two further aa_submode bits to control the
functionality of each auto-adjustment mode.
7.10.3.1
Active area detection
With the active area detection feature it is possible to
measure the number of blanking pixels and lines between
the synchronization pulses and the active video.
To distinguish between blanking and active video the
threshold colour values ref_colour_0 and ref_colour_1
have to be defined. Parameter ref_colour_0 is used to
determine the start of the active video area. If the sample
value of at least one of the three colour components is
above this value the pixel is treated as upper left corner of
active video.
llpll_inlock
FUNCTION
0
line PLL out-of-lock
1
line PLL in lock
aa_mode[1:0]
FUNCTION
00
active area detection
01
brightest and lowest pixel search
10
pixel measurement
11
phase distortion measurement
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA7157T-T | 29 MHz, VIDEO CLOCK GENERATOR, PDSO20 |
| SAA7388GP-T | 8-BIT, 50.4 MHz, MICROCONTROLLER, PQFP80 |
| SAB-C163-16F25F | 16-BIT, FLASH, 25 MHz, MICROCONTROLLER, PQFP100 |
| SAB-C165-L25F | 16-BIT, 14 MHz, MICROCONTROLLER, PQFP100 |
| SAB-C165-R25M | 16-BIT, MROM, 14 MHz, MICROCONTROLLER, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA6712E | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XGA RGB to TFT graphics engine |
| SAA6713AH | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XGA analog input flat panel controller |
| SAA6713AH/V1 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XGA analog input flat panel controller |
| SAA6713H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XGA dual input flat panel controller |
| SAA6713H/V1 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XGA dual input flat panel controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。