- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98073 > SAA6703AH (NXP SEMICONDUCTORS) CRT OR FLAT PNL GRPH DSPL CTLR, PQFP160 PDF資料下載
參數(shù)資料
| 型號： | SAA6703AH |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 顯示控制器 |
| 英文描述： | CRT OR FLAT PNL GRPH DSPL CTLR, PQFP160 |
| 封裝： | 28 X 28 MM, 3.40 MM HEIGHT, PLASTIC, MS-022, SOT-322-2, QFP-160 |
| 文件頁數(shù)： | 41/97頁 |
| 文件大?。?/td> | 488K |
| 代理商： | SAA6703AH |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當(dāng)前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁
2004 Apr 01
46
Philips Semiconductors
Product specication
XGA analog input at panel controller
SAA6703AH
7.8
Input interface
The input interface selects video data either provided by
the ADCs or externally applied and extracts the input
picture for processing. The sample window position and
size is programmable, using vertical and horizontal
synchronization signals as reference. Alternatively, the
picture generator can generate different test pictures with
programmable size and horizontal and vertical blanking
length.
All input interface programming registers are mapped to
the I2C-bus configuration register page 4.
7.8.1
INPUT SELECTION
The input source is selected by ext_select (register
II_CTRL, address 00H) as shown in Table 29. In case of
parallel RGB input, the R component has to be provided at
ports PA7 (MSB) to PA0 (LSB) in 8-bit format (range
0 to 255), G and B component similarly at
ports PB7 to PB0 and ports PC7 to PC0, respectively. The
input source can only be changed in a functional reset
(see Section 7.3).
The clock signal edge used to sample the data inputs is
specified by ext_clk_edge. If ext_clk_edge is set to logic 1
data is sampled on the rising front-end clock edge;
otherwise on the falling front-end clock edge. If convert_2s
is set to logic 1 the incoming data is expected to be in
2s-complement form from
128 (80H) to +127 (7FH);
otherwise input data is treated as unsigned values from
0 to 255. Data from the internal ADCs is always in
2s-complement form.
To enable the input interface in_form_on has to be set to
logic 1; otherwise no data will be provided for processing.
If the picture generator is active, the input formatter will
always provide generated data.
Table 29 Input source selection
7.8.2
SYNCHRONIZATION SIGNALS
The synchronization pulses are used to identify the frame
outline. The sync signals for the input interface are
provided by the sync distribution. The complete
description of sync switching options is given in
Section 7.5. If analog or parallel RGB input mode is used,
the vertical synchronization pulse (vsync) is connected to
pin VSYNC and the horizontal synchronization pulse
(hsync) to pin HSYNC. A composite synchronization
signal is connected to pin HSYNC. Pin VSYNC can then
serve as an output for the generated vertical
synchronization pulse.
The polarities of hsync and vsync are defined by vs_pol
and hs_pol. In case of active HIGH polarity, the
corresponding bit has to be set to logic 1; otherwise to
logic 0.
If sync_clk_edge is set to logic 1 all synchronization
signals are sampled with the rising front-end clock signal
edge; otherwise with falling edge.
If delay_vs is set to logic 1, the vsync is delayed in relation
to the hsync to prevent line jitter if both occur at the same
time, which is monitored by the mode detection.
7.8.3
DEFINITION OF SAMPLE WINDOW
The sample window is defined by in_v_offset, in_h_offset,
in_v_length and in_h_length. The vertical offsets are
measured from the trailing edge of the vsync pulse. The
horizontal offsets are measured from either the first edge
of the hsync pulse if hsync_edge is set to logic 1, or the
second edge if hsync_edge is set to logic 0. Figure 12
shows the horizontal offset for the case hsync_edge is set
to logic 0. If both offsets are set to value 0H, sampling will
start with the first pixel in the first line (see Fig.13).
The length defines width and height of the sampled frame.
The vertical sample offset and length are given in lines and
the horizontal offset and length are measured in pixels.
ext_select
INPUT SOURCE
1
parallel RGB
0
analog RGB
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA7157T-T | 29 MHz, VIDEO CLOCK GENERATOR, PDSO20 |
| SAA7388GP-T | 8-BIT, 50.4 MHz, MICROCONTROLLER, PQFP80 |
| SAB-C163-16F25F | 16-BIT, FLASH, 25 MHz, MICROCONTROLLER, PQFP100 |
| SAB-C165-L25F | 16-BIT, 14 MHz, MICROCONTROLLER, PQFP100 |
| SAB-C165-R25M | 16-BIT, MROM, 14 MHz, MICROCONTROLLER, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA6712E | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XGA RGB to TFT graphics engine |
| SAA6713AH | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XGA analog input flat panel controller |
| SAA6713AH/V1 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XGA analog input flat panel controller |
| SAA6713H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XGA dual input flat panel controller |
| SAA6713H/V1 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XGA dual input flat panel controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。