- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98073 > SAA6703AH (NXP SEMICONDUCTORS) CRT OR FLAT PNL GRPH DSPL CTLR, PQFP160 PDF資料下載
參數(shù)資料
| 型號： | SAA6703AH |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 顯示控制器 |
| 英文描述： | CRT OR FLAT PNL GRPH DSPL CTLR, PQFP160 |
| 封裝： | 28 X 28 MM, 3.40 MM HEIGHT, PLASTIC, MS-022, SOT-322-2, QFP-160 |
| 文件頁數(shù)： | 43/97頁 |
| 文件大?。?/td> | 488K |
| 代理商： | SAA6703AH |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁當(dāng)前第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁
2004 Apr 01
48
Philips Semiconductors
Product specication
XGA analog input at panel controller
SAA6703AH
The picture generator consists of a border generation, a
vertical and a horizontal ramp and ripple generator, that
work independently. The two ramp and ripple generators
can be activated separately for each RGB colour
component. If h_ramp_r, h_ramp_g, h_ramp_b, v_ramp_r,
v_ramp_g or v_ramp_b are set to logic 1, the
corresponding ramp and ripple pattern is applied to the
corresponding colour component; otherwise the pattern
does not contribute to the colour component. If
white_border is logic 1, then the border generator is
activated for all colours. The border, horizontal and vertical
ramp and ripple generator outputs are added up for each
colour component. Additionally, all colour components are
bit reversed if invert is set to logic 1.
Both ramp and ripple pattern generators work in the same
way, only the horizontal generator is based on the column
position and the vertical generator on the line number. The
ramp and ripple generation is shown in Fig.14 for the
example of the horizontal generator.
The first step size (h_step1 or v_step1) defines the interval
after which the increment value (h_colour_inc or
v_colour_inc) is added to the current colour. If the second
step size (h_step2 or v_step2) is set to 0, the increment is
repeatedly added after the first step size interval. If the
second step size is not 0, after the increment value was
added the second step size defines the position where the
decrement value is subtracted from the current colour.
After this the first step size and the increment is applied
again and so on. Range over or underflows are not
suppressed and cause the colour values to wrap around.
7.8.6
HSYNC JITTER DETECTION
For certain sampling phases the hsync is sampled at its
edge and thus unstable. This jitter is detected and another
sampling clock edge can be used to avoid it. To detect
hsync sample jitter the interval between hsyncs in sample
clock cycles is monitored. If the length varies, hsync jitter
is detected. As the sample jitter can only change the line
length by a maximum of two cycles, only the lowest two
bits of the line length have to be considered. If the current
line length differs from the previous line, line jitter occurred.
The differences of line lengths within a frame are
accumulated and the hsync jitter interrupt may be
generated when a certain level (hs_jitter_th) is exceeded.
During normal operation the jitter detection is only active
during the sampled area of the input frame, because the
clock rate of the PLL generated sample clock might slightly
vary during vsyncs. The detection circuit is active at all
times during reset or when the input interface is disabled.
For the interrupt a state and an enable register exists, as
well as a clear flag. The interrupt is level-based, so every
frame after a certain number of occurrences until the next
vsync the interrupt state is set to logic 1. The jitter
detection does not work correctly without a vsync signal.
handbook, full pagewidth
MHC221
colour value
column position
0
255
h_step1
h_step2
h_colour_dec
h_colour_inc
wrap
around
Fig.14 Picture generator ramp and ripple pattern (horizontal generator).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA7157T-T | 29 MHz, VIDEO CLOCK GENERATOR, PDSO20 |
| SAA7388GP-T | 8-BIT, 50.4 MHz, MICROCONTROLLER, PQFP80 |
| SAB-C163-16F25F | 16-BIT, FLASH, 25 MHz, MICROCONTROLLER, PQFP100 |
| SAB-C165-L25F | 16-BIT, 14 MHz, MICROCONTROLLER, PQFP100 |
| SAB-C165-R25M | 16-BIT, MROM, 14 MHz, MICROCONTROLLER, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA6712E | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XGA RGB to TFT graphics engine |
| SAA6713AH | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XGA analog input flat panel controller |
| SAA6713AH/V1 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XGA analog input flat panel controller |
| SAA6713H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XGA dual input flat panel controller |
| SAA6713H/V1 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XGA dual input flat panel controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。