參數(shù)資料
型號： RJ80530LZ800512
元件分類： 微處理器
英文描述： Microprocessor
中文描述： 微處理器
文件頁數(shù)： 82/89頁
文件大?。?/td> 1672K
代理商： RJ80530LZ800512
Mobile Intel
Pentium
III Processor-M Datasheet
82
Datasheet
298340-002
without glitches, from the time that the power supplies are turned on, until they come within
specification. The signal will then transition monotonically to a high (1.8V) state.
Figure 12
through
Figure 14
illustrate the relationship of PWRGOOD to other system signals. PWRGOOD can be driven
inactive at any time, but clocks and power must again be stable before the rising edge of PWRGOOD.
It must also meet the minimum pulse width specified in Table 24 (Section 3.7) and be followed by a
1 ms RESET# pulse.
The PWRGOOD signal, which must be supplied to the processor, is used to protect internal circuits
against voltage sequencing issues. The PWRGOOD signal should be driven high throughout boundary
scan operation.
REQ[4:0]# (I/O - AGTL)
The REQ[4:0]# (Request Command) signals must be connected to the appropriate pins/balls on both
agents on the system bus. They are asserted by the current bus owner when it drives A[35:3]# to define
the currently active transaction type.
RESET# (I - AGTL)
Asserting the RESET# signal resets the processor to a known state and invalidates the L1 and L2
caches without writing back Modified (M state) lines. For a power-on type reset, RESET# must stay
active for at least 1 ms after V
CC
and BCLK, BCLK# have reached their proper DC and AC
specifications and after PWRGOOD has been asserted. When observing active RESET#, all bus agents
will deassert their outputs within two clocks. RESET# is the only AGTL signal that does not have on-
die AGTL termination. A 56.2
1% terminating resistor connected to V
CCT
is required.
A number of bus signals are sampled at the active-to-inactive transition of RESET# for the power-on
configuration. The configuration options are described in Section 4
and in the
P6 Family of Processors
Developer’s Manual
.
Unless its outputs are tri-stated during power-on configuration, after an active-to-inactive transition of
RESET#, the processor optionally executes its built-in self-test (BIST) and begins program execution
at reset-vector 000FFFF0H or FFFFFFF0H. RESET# must be connected to the appropriate pins/balls
on both agents on the system bus.
RP# (I/O - AGTL)
The RP# (Request Parity) signal is driven by the request initiator and provides parity protection on
ADS# and REQ[4:0]#. RP# should be connected to the appropriate pins/balls on both agents on the
system bus.
A correct parity signal is high if an even number of covered signals is low and low if an odd number of
covered signals are low. This definition allows parity to be high when all covered signals are high.
RS[2:0]# (I/O - AGTL)
The RS[2:0]# (Response Status) signals are driven by the response agent (the agent responsible for
completion of the current transaction) and must be connected to the appropriate pins/balls on both
agents on the system bus.
相關(guān)PDF資料
PDF描述
RJ80530MY650256 MICROPROCESSOR|32-BIT|CMOS|BGA|479PIN|CERAMIC
RJ80530NZ001256 Microprocessor
RJ80530VY700256 Microprocessor
RJ80530VZ733256 Microprocessor
RHFL4913 THREE-TERMINAL POSITIVE FIXED VOLTAGE REGULATORS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RJ80530LZ866512 制造商:Rochester Electronics LLC 功能描述:- Bulk
RJ80530LZ933512 制造商:Rochester Electronics LLC 功能描述:- Bulk
RJ80530LZ933512S L68W 制造商:Intel 功能描述:MPU Pentium? III Processor-M 64-Bit 0.13um 933MHz 479-Pin uFCBGA
RJ80530LZ933512S L6AT 制造商:Intel 功能描述:MPU Pentium? III Processor-M 64-Bit 0.13um 933MHz 479-Pin uFCBGA
RJ80530MY650256 制造商:Rochester Electronics LLC 功能描述:MOBILE CELERON 650 MHZ 256K OD 1.14V UFCBGA - Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*