參數(shù)資料
型號： RJ80530LZ800512
元件分類： 微處理器
英文描述： Microprocessor
中文描述： 微處理器
文件頁數(shù)： 38/89頁
文件大?。?/td> 1672K
代理商： RJ80530LZ800512
Mobile Intel
Pentium
III Processor-M Datasheet
38
Datasheet
298340-002
Table 23. AGTL Signal Groups AC Specifications
1
R
TT
=
56
internally
terminated to
V
CCT
;
V
REF
=
2
/
3
V
CCT
; load = 50 ohms
Symbol
Parameter
Min
Max
Unit
Figure
Notes
T7
AGTL Output Valid Delay
0.40
3.25
ns
9
T8
AGTL Input Setup Time
0.95
1.30
ns
10
Notes 2, 3, 6
Note 7
T9
AGTL Input Hold Time
1
ns
10
Note 4
T10
NOTES:
1.
All AC timings for AGTL signals are referenced to the crossing point of the BCLK rising edge and the BCLK#
falling edge for Differential Clocking and to the BCLK rising edge at 1.25V for Single Ended Clocking. All AGTL
signals are referenced at V
REF
. Unless other specified, all timings apply to both 100-MHz and 133-MHz bus
frequencies.
2.
RESET# can be asserted (active) asynchronously, but must be deasserted synchronously.
3.
Specification is for a minimum 0.40V swing from Vref-200 mV to Vref+200 mV.
4.
Specification is for a maximum 0.8V swing from Vcct-0.8V to Vcct.
5.
After V
CC
, V
CCT
, and BCLK, BCLK# become stable and PWRGOOD is asserted.
6.
Applies to processors supporting 133 MHz bus clock frequency except Ultra Low Voltage processors.
7.
Applies to processors supporting 100 MHz bus clock frequency and Ultra Low Voltage processors supporting
133-MHz bus clock frequency.
RESET# Pulse Width
1
ms
11,12
Note 5
Table 24. CMOS and Open-drain Signal Groups AC Specifications
1, 2
Symbol
Parameter
Min Max
Unit
Figure
Notes
T14
1.5V Input Pulse Width, except PWRGOOD and
LINT[1:0]
2
BCLKs 11
Active and inactive
states
T14B
LINT[1:0] Input Pulse Width
6
BCLKs 11
Note 3
T15
PWRGOOD Inactive Pulse Width
2
μ
s
12
Note 4, 5
NOTES:
1.
All AC timings for CMOS and Open-drain signals are referenced to the crossing point of the BCLK rising edge
and BCLK# falling edge for Differential Clocking and to the rising edge of BCLK at 1.25V for Single Ended
Clocking. All CMOS and Open-drain signals are referenced at 1.0V.
2.
Minimum output pulse width on CMOS outputs is 2 BCLKs.
3.
This specification only applies when the APIC is enabled and the LINT1 or LINT0 signal is configured as an
edge triggered interrupt with fixed delivery, otherwise specification T14 applies.
4.
When driven inactive, or after V
, V
and BCLK, BCLK# become stable. PWRGOOD must remain below
V
IL18,MAX
until all the voltage planes meet the voltage tolerance specifications in Table 9
through
Table 15
and
BCLK, BCLK# have met the BCLK, BCLK# AC specifications in Table 30
and
Table 31
for at least 2
μ
s.
PWRGOOD must rise error-free and monotonically to 1.8V.
5.
If the BCLK Settling Time specification (T60) can be guaranteed at power-on reset then the PWRGOOD
Inactive Pulse Width specification (T15) is waived and BCLK may start after PWRGOOD is asserted.
PWRGOOD must still remain below V
IL25,max
until all the voltage planes meet the voltage tolerance
specifications.
相關(guān)PDF資料
PDF描述
RJ80530MY650256 MICROPROCESSOR|32-BIT|CMOS|BGA|479PIN|CERAMIC
RJ80530NZ001256 Microprocessor
RJ80530VY700256 Microprocessor
RJ80530VZ733256 Microprocessor
RHFL4913 THREE-TERMINAL POSITIVE FIXED VOLTAGE REGULATORS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RJ80530LZ866512 制造商:Rochester Electronics LLC 功能描述:- Bulk
RJ80530LZ933512 制造商:Rochester Electronics LLC 功能描述:- Bulk
RJ80530LZ933512S L68W 制造商:Intel 功能描述:MPU Pentium? III Processor-M 64-Bit 0.13um 933MHz 479-Pin uFCBGA
RJ80530LZ933512S L6AT 制造商:Intel 功能描述:MPU Pentium? III Processor-M 64-Bit 0.13um 933MHz 479-Pin uFCBGA
RJ80530MY650256 制造商:Rochester Electronics LLC 功能描述:MOBILE CELERON 650 MHZ 256K OD 1.14V UFCBGA - Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*