- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372063 > RJ80530LZ800512 Microprocessor PDF資料下載
參數(shù)資料
| 型號： | RJ80530LZ800512 |
| 元件分類： | 微處理器 |
| 英文描述： | Microprocessor |
| 中文描述： | 微處理器 |
| 文件頁數(shù)： | 73/89頁 |
| 文件大?。?/td> | 1672K |
| 代理商： | RJ80530LZ800512 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁當(dāng)前第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁
Mobile Intel
Pentium
III Processor-M Datasheet
298340-002
Datasheet
73
7.
Processor Initialization and
Configuration
7.1
Description
The Mobile Intel Pentium
III
Processor-M has some configuration options that are determined by
hardware and some that are determined by software. The processor samples its hardware configuration
at reset on the active-to-inactive transition of RESET#. The
P6 Family of Processors Developer’s
Manual
describes these configuration options. Some of the configuration options for the Mobile Intel
Pentium
III
Processor-M are described in the remainder of this section.
7.1.1
Quick Start Enable
Quick Start enabling is mandatory on the Mobile Intel Pentium
III
Processor-M by strapping A15# low.
When the STPCLK# signal is asserted it will enter the Quick Start state when A15# is sampled active
on the RESET# signal’s active-to-inactive transition. The Quick Start state supports snoops from the
bus priority device but it does not support symmetric master snoops nor is the latching of interrupts
supported. A “1” in bit position 5 of the Power-on Configuration register indicates that the Quick Start
state has been enabled.
7.1.2
System Bus Frequency
The current generation Mobile Intel Pentium
III
Processor-M will only function with a system bus
frequency of 133 MHz. The Low Voltage Mobile Intel Pentium
III
Processor-M will support both 100-
MHz and 133-MHz bus frequencies. The Ultra Low Voltage Mobile Intel Pentium
III
Processor-M
will support both 100-MHz and 133-MHz bus frequencies (see product features section for specific
supported frequencies). Bit positions 18 to 19 of the Power-on Configuration register indicates at
which speed a processor will run.
7.1.3
APIC Enable
The processor APIC must be hardware enabled by pulling the PICD[1:0] signals separately up to 1.5V
and supplying an active PICCLK to the processor. Software can be used to disable the APIC if it is not
being used, after PICD[1:0] are sampled high when RESET# is deasserted and the processor has
started executing instructions.
7.2
Clock Frequencies and Ratios
The Mobile Intel Pentium
III
Processor-M uses a clock design in which the bus clock is multiplied by a
ratio to produce the processor’s internal (or “core”) clock. The ratio used is programmed into the
processor during manufacturing. The bus ratio programmed into the processor is visible in bit positions
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RJ80530MY650256 | MICROPROCESSOR|32-BIT|CMOS|BGA|479PIN|CERAMIC |
| RJ80530NZ001256 | Microprocessor |
| RJ80530VY700256 | Microprocessor |
| RJ80530VZ733256 | Microprocessor |
| RHFL4913 | THREE-TERMINAL POSITIVE FIXED VOLTAGE REGULATORS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RJ80530LZ866512 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| RJ80530LZ933512 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| RJ80530LZ933512S L68W | 制造商:Intel 功能描述:MPU Pentium? III Processor-M 64-Bit 0.13um 933MHz 479-Pin uFCBGA |
| RJ80530LZ933512S L6AT | 制造商:Intel 功能描述:MPU Pentium? III Processor-M 64-Bit 0.13um 933MHz 479-Pin uFCBGA |
| RJ80530MY650256 | 制造商:Rochester Electronics LLC 功能描述:MOBILE CELERON 650 MHZ 256K OD 1.14V UFCBGA - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。