- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372063 > RJ80530LZ800512 Microprocessor PDF資料下載
參數(shù)資料
| 型號(hào)： | RJ80530LZ800512 |
| 元件分類： | 微處理器 |
| 英文描述： | Microprocessor |
| 中文描述： | 微處理器 |
| 文件頁(yè)數(shù)： | 41/89頁(yè) |
| 文件大?。?/td> | 1672K |
| 代理商： | RJ80530LZ800512 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)當(dāng)前第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)
Mobile Intel
Pentium
III Processor-M Datasheet
298340-002
Datasheet
41
Table 29. Enhanced Intel SpeedStep Technology AC Specifications
Symbol
Parameter
Min
Max Unit Figure
Notes
T57
GHI# Setup Time from BCLK Restart or DPSLP#
deassertion
150
ns
19
Note 1
T58
GHI# Hold Time from BCLK Restart or DPSLP#
deassertion
30
μ
s
19
Note 1
T59
GHI# Sample Delay
10
μ
s
ns
19
Note 1
T60
NOTES:
1.
GHI# is ignored until 10
μ
s after BCLK, BCLK# stop or DPSLP# assertion, the setup and hold window must
occur after this time.
2.
BCLK, BCLK# must meet the BCLK AC specification from within 150 ns of turning on (rising above V
IL,BCLK
).
3.
This specification applies to the exit from the Deep Sleep state whether or not an Enhanced Intel SpeedStep
technology operating mode transition occurs.
BCLK Settling Time
150
19
Notes 2, 3
Figure 6. BCLK (Single Ended)/PICCLK/TCK Generic Clock Timing Waveform
CLK
V
H
V
L
V
TRIP
T
h
T
l
T
p
T
r
T
f
D0003-01
NOTES
:
T
r
=T5S, T5S1, T34, T25 (Rise Time)
T
f
=T6S, T6S1, T35, T26 (Fall Time)
T
h
=T3S, T3S1, T32, T23 (High Time)
T
l
=T4S, T4S1, T33, T24 (Low Time)
T
p
=T1S, T1S1, T31, T22 (Period)
V
TRIP
=1.25V for BCLK (Single Ended);1.0V for PICCLK; 1.0V for TCK
V
L
CMOSREF
-0.2V) for TCK
V
H
= 2.0V for BCLK (Single Ended);1.6V for PICCLK; (V
CMOSREF
+0.2V) for TCK
Figure 7. Differential BCLK/BCLK# Waveform (Common Mode)
BCLK
BCLK#
Vcross
V2,V3 (max)
V1,V3 (min)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RJ80530MY650256 | MICROPROCESSOR|32-BIT|CMOS|BGA|479PIN|CERAMIC |
| RJ80530NZ001256 | Microprocessor |
| RJ80530VY700256 | Microprocessor |
| RJ80530VZ733256 | Microprocessor |
| RHFL4913 | THREE-TERMINAL POSITIVE FIXED VOLTAGE REGULATORS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RJ80530LZ866512 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| RJ80530LZ933512 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| RJ80530LZ933512S L68W | 制造商:Intel 功能描述:MPU Pentium? III Processor-M 64-Bit 0.13um 933MHz 479-Pin uFCBGA |
| RJ80530LZ933512S L6AT | 制造商:Intel 功能描述:MPU Pentium? III Processor-M 64-Bit 0.13um 933MHz 479-Pin uFCBGA |
| RJ80530MY650256 | 制造商:Rochester Electronics LLC 功能描述:MOBILE CELERON 650 MHZ 256K OD 1.14V UFCBGA - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。