- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372063 > RJ80530LZ800512 Microprocessor PDF資料下載
參數(shù)資料
| 型號： | RJ80530LZ800512 |
| 元件分類： | 微處理器 |
| 英文描述： | Microprocessor |
| 中文描述： | 微處理器 |
| 文件頁數(shù)： | 24/89頁 |
| 文件大?。?/td> | 1672K |
| 代理商： | RJ80530LZ800512 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁
Mobile Intel
Pentium
III Processor-M Datasheet
24
Datasheet
298340-002
Figure 3. VTTPWRGD System-Level Connections
Voltage Regulator
Processor
Clock Generator
Vcct
Vttpwrgd
(output)
Vttpwrgd
(input)
Vttpwrgd#
(input)
Vcct
10k
Vcct
3.3V
100k
1.2V to 3.3V Level Shifter
1k
3.3
System Bus Clock and Processor Clocking
The BCLK and BCLK# clock inputs directly control the operating speed of the system bus interface.
All system bus timing parameters are specified with respect to the crossing point of the rising edge of
the BCLK input and falling edge of the BCLK# input. The Mobile Intel Pentium
III
Processor-M core
frequency is a multiple of the BCLK frequency. The processor core frequency is configured during
manufacturing. The configured bus ratio is visible to software in the Power-on configuration register.
See Section 7.2 for details.
Multiplying the bus clock frequency is necessary to increase performance while allowing for easier
distribution of signals within the system. Clock multiplication within the processor is provided by the
internal Phase Lock Loop (PLL), which requires constant frequency BCLK, BCLK# inputs. During
Reset or on exit from the Deep Sleep state, the PLL requires some amount of time to acquire the phase
of BCLK and BCLK#. This time is called the PLL lock latency, which is specified in Section 3.7, AC
timing parameters T18 and T47.
3.4
Enhanced Intel SpeedStep Technology
The Mobile Intel Pentium
III
Processor-M supports Enhanced Intel SpeedStep technology, which
enables the processor to operate in two modes, the “Maximum Performance Mode” or the “Battery
Optimized Mode”. Each frequency and voltage pair identifies the operating mode. The voltage
provided to the processor must meet the core voltage specification for the current operating mode. If an
operating mode transition is made, then the system logic must direct the voltage regulator to regulate to
the voltage specification of the other mode. After reset, the processor will start in the lower of its two
core frequencies, so the core voltage must meet the lower voltage specification. Any RESET# assertion
will force the processor to the lower frequency, and the core voltage must behave appropriately. INIT#
assertions ("soft" resets) and APIC bus INIT messages do not change the operating mode of the
processor. Some electrical and thermal specifications are for a specific voltage and frequency. The
Mobile Intel Pentium
III
Processor-M will meet the electrical and thermal specifications specific to the
current operating mode, and it is not guaranteed to meet the electrical and thermal specifications
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RJ80530MY650256 | MICROPROCESSOR|32-BIT|CMOS|BGA|479PIN|CERAMIC |
| RJ80530NZ001256 | Microprocessor |
| RJ80530VY700256 | Microprocessor |
| RJ80530VZ733256 | Microprocessor |
| RHFL4913 | THREE-TERMINAL POSITIVE FIXED VOLTAGE REGULATORS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RJ80530LZ866512 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| RJ80530LZ933512 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| RJ80530LZ933512S L68W | 制造商:Intel 功能描述:MPU Pentium? III Processor-M 64-Bit 0.13um 933MHz 479-Pin uFCBGA |
| RJ80530LZ933512S L6AT | 制造商:Intel 功能描述:MPU Pentium? III Processor-M 64-Bit 0.13um 933MHz 479-Pin uFCBGA |
| RJ80530MY650256 | 制造商:Rochester Electronics LLC 功能描述:MOBILE CELERON 650 MHZ 256K OD 1.14V UFCBGA - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。