- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369586 > RH8053GC029512 Microprocessor PDF資料下載
參數(shù)資料
| 型號(hào)： | RH8053GC029512 |
| 英文描述： | Microprocessor |
| 中文描述： | 微處理器 |
| 文件頁(yè)數(shù)： | 32/81頁(yè) |
| 文件大?。?/td> | 598K |
| 代理商： | RH8053GC029512 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)當(dāng)前第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)
Mobile Intel
Celeron Processor (0.18μ) in BGA2 and Micro-PGA2 Packages
Datasheet
Order Number#249563-001
32
Table 19. TAP Signal AC Specifications
1
T
J
= 0°C to 100°C; V
CC
= 1.10V ±80 mV or 1.35V ±100 mV or 1.60V ±115 mV; V
CCT
= 1.50V ±115 mV
Symbol
Parameter
Min
Max
Unit
Figure
Notes
T30
TCK Frequency
—
16.67 MHz
T31
TCK Period
60
—
ns
Figure 5
T32
TCK High Time
25.0
ns
Figure 5
≥
1.2V, Note 2
T33
TCK Low Time
25.0
ns
Figure 5
≤
0.6V, Note 2
T34
TCK Rise Time
5.0
ns
Figure 5
(0.6V – 1.2V), Notes 2, 3
T35
TCK Fall Time
5.0
ns
Figure 5
(1.2V – 1.6V), Notes 2, 3
T36
TRST# Pulse Width
40.0
ns
Figure 12 Asynchronous, Note 2
T37
TDI, TMS Setup Time
5.0
ns
Figure 11 Note 4
T38
TDI, TMS Hold Time
14.0
ns
Figure 11 Note 4
T39
TDO Valid Delay
1.0
10.0
ns
Figure 11 Notes 5, 6
T40
TDO Float Delay
25.0
ns
Figure 11 Notes 2, 5, 6
T41
All Non-Test Outputs Valid Delay
2.0
25.0
ns
Figure 11 Notes 5, 7, 8
T42
All Non-Test Outputs Float Delay
25.0
ns
Figure 11 Notes 2, 5, 7, 8
T43
All Non-Test Inputs Setup Time
5.0
ns
Figure 11 Notes 4, 7, 8
T44
NOTES:
1.
All Non-Test Inputs Hold Time
13.0
ns
Figure 11 Notes 4, 7, 8
All AC timings for TAP signals are referenced to the TCK rising edge at 0.75V. All TAP and CMOS signals
are referenced at 0.75V.
Not 100% tested. Specified by design/characterization.
1 ns can be added to the maximum TCK rise and fall times for every 1 MHz below 16 MHz.
Referenced to TCK rising edge.
Referenced to TCK falling edge.
Valid delay timing for this signal is specified into 150
terminated to 1.5V and 0 pF of external load. For
real system timings these specifications must be derated for external capacitance at 105 ps/pF.
Non-Test Outputs and Inputs are the normal output or input signals (except TCK, TRST#, TDI, TDO, and
TMS). These timings correspond to the response of these signals due to boundary scan operations.
During Debug Port operation use the normal specified timings rather than the TAP signal timings.
2.
3.
4.
5.
6.
7.
8.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RH8053GC033512 | Microprocessor |
| BXYP14 | BXYP14 - Waraktor |
| BXYP26 | Octal D-type flip flop with clear |
| BXYP42 | Quad 2-input OR gate |
| BXYP43 | BXYP43 - Waraktor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RH80554RC009512 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intel 功能描述: |
| RH80554RC021512 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Intel 功能描述: |
| RH9711 | 制造商:Thomas & Betts 功能描述:Ring Tongue Terminal 54.35mm 19.55mm Electro-Tin |
| RH9731 | 制造商:Thomas & Betts 功能描述:Ring Tongue Terminal 54.35mm 19.55mm Electro-Tin |
| RH9731U | 制造商:Thomas & Betts 功能描述:Ring Tongue Terminal 54.35mm 19.55mm Electro-Tin |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。