- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369586 > RH8053GC029512 Microprocessor PDF資料下載
參數(shù)資料
| 型號： | RH8053GC029512 |
| 英文描述： | Microprocessor |
| 中文描述： | 微處理器 |
| 文件頁數(shù)： | 10/81頁 |
| 文件大?。?/td> | 598K |
| 代理商： | RH8053GC029512 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁
Mobile Intel
Celeron Processor (0.18μ) in BGA2 and Micro-PGA2 Packages
Datasheet
Order Number#249563-001
10
1.1
Overview
Performance improved over existing mobile processors
Supports the Intel Architecture with Dynamic Execution
Supports the Intel Architecture MMX technology
Supports Streaming SIMD Extensions for enhanced video, sound, and 3D performance
Integrated Intel Floating Point Unit compatible with the IEEE 754 standard
On-die primary (L1) instruction and data caches
4-way set associative, 32-byte line size, 1 line per sector
16-Kbyte instruction cache and 16-Kbyte write-back data cache
Cacheable range controlled by processor programmable registers
On-die second level (L2) cache
4-way set associative, 32-byte line size, 1 line per sector
Operates at full core speed
128-Kbyte, ECC protected cache data array
GTL+ system bus interface
64-bit data bus, 100-MHz operation
Uniprocessor, two loads only (processor and I/O bridge/memory controller)
Integrated termination
Pentium II processor clock control
Quick Start for low power, low exit latency clock “throttling”
Deep Sleep mode for even lower power dissipation
Thermal diode for measuring processor temperature
1.2
Terminology
In this document a “#” symbol following a signal name indicates that the signal is active low. This
means that when the signal is asserted (based on the name of the signal) it is in an electrical low
state. Otherwise, signals are driven in an electrical high state when they are asserted. In state
machine diagrams, a signal name in a condition indicates the condition of that signal being
asserted. If the signal name is preceded by a “!” symbol, then it indicates the condition of that
signal not being asserted. For example, the condition “!STPCLK# and HS” is equivalent to “the
active low signal STPCLK# is unasserted (i.e., it is at 1.5V)
and
the HS condition is true.” The
symbols “L” and “H” refer respectively to electrical low and electrical high signal levels. The
symbols “0” and “1” refer respectively to logical low and logical high signal levels. For example,
BD[3:0] = “1010” = “HLHL” refers to a hexadecimal “A,” and D[3:0]# = “1010” = “LHLH” also
refers to a hexadecimal “A.” The symbol “X” refers to a “Don’t Care” condition, where a “0” or a
“1” results in the same behavior.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RH8053GC033512 | Microprocessor |
| BXYP14 | BXYP14 - Waraktor |
| BXYP26 | Octal D-type flip flop with clear |
| BXYP42 | Quad 2-input OR gate |
| BXYP43 | BXYP43 - Waraktor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RH80554RC009512 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intel 功能描述: |
| RH80554RC021512 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Intel 功能描述: |
| RH9711 | 制造商:Thomas & Betts 功能描述:Ring Tongue Terminal 54.35mm 19.55mm Electro-Tin |
| RH9731 | 制造商:Thomas & Betts 功能描述:Ring Tongue Terminal 54.35mm 19.55mm Electro-Tin |
| RH9731U | 制造商:Thomas & Betts 功能描述:Ring Tongue Terminal 54.35mm 19.55mm Electro-Tin |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。