參數(shù)資料
型號(hào)： PPC440GRX-STA400TZ
廠商： APPLIEDMICRO INC
元件分類： 微控制器/微處理器
英文描述： 32-BIT, 400 MHz, RISC PROCESSOR, PBGA680
封裝： 35 MM, THERMALLY ENHANCED, PLASTIC, BGA-680
文件頁(yè)數(shù)： 51/88頁(yè)
文件大?。?/td> 1367K
代理商： PPC440GRX-STA400TZ
440GRx – PPC440GRx Embedded Processor
Revision 1.08 – October 15, 2007
AMCC Proprietary
55
Preliminary Data Sheet
Multimode Signals
In some cases (for example, Ethernet) the function of a pin may vary with different modes of operation. When a pin
has multiple signal names assigned to distinguish different modes of operation, all of the names are shown.
Strapping Pins
One group of pins is used as strapped inputs during system reset. These pins function as strapped inputs only
during reset and are used for other functions during normal operation (see “Strapping” on page 86). Note that
these are not multiplexed pins since the function of the pins is not programmable.
Reserved Pins
The pins classified as Reserved are not functional and must be connected as shown in Table 8.
Unused I/Os
Termination of unused receivers is generally required; however, there are some exceptions that reduce or
eliminate the need for termination.
Signals Multiplexed with GPIO:
By default after reset, signals shared with GPIO pins are configured as GPIO receivers. Termination however,
is not needed if the GPIO during initialization are configured as outputs. To configure as drivers, set and clear
the appropriate bits in the GPIOx_ODR, GPIOx_TCR and GPIOx_OR registers as described in the GPIO
chapter of the user’s manual.
PCI:
When the PCI bridge is unused, configure the PCI controller to park on the bus by pulling the PCIReq0[Gnt]
signal low. Parking forces the PLB3 to PCI bridge to actively drive PCIAD31:0 and PCIC3:0[BE3:0]. The
remaining PCI control signals must be terminated as follows:
– Disable the internal PCI arbiter and enable PCI sychronous mode (See IIC Boot Strap Chapter in the
User’s Manual).
Note:
Synchronous mode is not supported when operating the PCI bus. This mode should only be used for
terminating an unused PCI interface).
– Individually connect PCISErr, PCIPErr, PCITRDY, and PCISTOP through 3kΩ resistors to +3.3V.
– Individually connect PCIReq1:5 through 3kΩ resistors to +3.3V.
– Connect PCIReq0[Gnt] through 1kΩ resistor to GND.
DDR:
– In 32 bit mode, termination is not needed on the upper data, strobe and mask signals when the DDR I/O
and DDR controller are configured for 32 bit mode, SDR0_DDRCFG[64B32B]=0 and
DDR0_14[REDUC=1.
– Termination of unused ECC signals (ECC0:7, DM8, DQS8) is not needed.
Table 8. Reserved Pin Connections
Pin
Connection
A05
GND
J01
Open
J02
Open
L03
OVDD
N02
GND
N03
GND
相關(guān)PDF資料
PDF描述
PPCM08DNNNN920 8 CONTACT(S), PLASTIC, MALE, CIRCULAR CONNECTOR, CRIMP, PLUG
PRAF06ANNNN91502 6 CONTACT(S), ALUMINUM ALLOY/COPPER ALLOY/COPPER-ZINC ALLOY, CIRCULAR CONNECTOR, CRIMP
PRAF06ANNNN915 6 CONTACT(S), ALUMINUM ALLOY/COPPER ALLOY/COPPER-ZINC ALLOY, CIRCULAR CONNECTOR, CRIMP
PRAF08ANNNN91502 8 CONTACT(S), ALUMINUM ALLOY/COPPER ALLOY/COPPER-ZINC ALLOY, CIRCULAR CONNECTOR, CRIMP
PRAF08ANNNN915 8 CONTACT(S), ALUMINUM ALLOY/COPPER ALLOY/COPPER-ZINC ALLOY, CIRCULAR CONNECTOR, CRIMP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PPC440GRX-STA533E 制造商:AppliedMicro 功能描述:32 BIT POWERPC CORE, UP TO 667 MHZ, 2 10/100/1000 ETHERNET, - Trays
PPC440GRX-STA533EZ 制造商:AppliedMicro 功能描述:32 BIT POWERPC CORE, UP TO 667 MHZ, 2 10/100/1000 ETHERNET, - Tape and Reel
PPC440GRX-STA667E 制造商:AppliedMicro 功能描述:32 BIT POWERPC CORE, UP TO 667 MHZ, 2 10/100/1000 ETHERNET, - Trays
PPC440GRX-SUA400E 制造商:AppliedMicro 功能描述:32 BIT POWERPC CORE, UP TO 667 MHZ, 2 10/100/1000 ETHERNET, - Trays
PPC440GRX-SUA400EZ 制造商:AppliedMicro 功能描述:32 BIT POWERPC CORE, UP TO 667 MHZ, 2 10/100/1000 ETHERNET, - Tape and Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*