參數(shù)資料
型號(hào): PDI1394L41
廠商: NXP Semiconductors N.V.
英文描述: Content Protection AV Link Layer(內(nèi)容可保護(hù)的AV鏈接層控制器)
中文描述: 影音內(nèi)容保護(hù)鏈路層(內(nèi)容可保護(hù)的視聽(tīng)鏈接層控制器)
文件頁(yè)數(shù): 59/81頁(yè)
文件大小: 303K
代理商: PDI1394L41
Philips Semiconductors
Preliminary specification
PDI1394L41
1394 content protection AV link layer controller
2000 Apr 15
56
13.2.8
NOTE: When receiver reset is required, first disable receiver (EN_IRX = 0), then wait until Rx FIFO is emptied, then perform the reset. This will
allow previously received packets to go to the application instead of being lost.
Isochronous Receiver Unpacking Control (IRXPKCTL) – Base Address: 0x040
29 28 272625 24 23 22 212019 18 1716 15 1413 12 11 10 9 8 7 6 5 4 3 2 1 0
E
R
E
S
R
SV00887
BPAD
3130
R
D
S
Reset Value 0x00000041
AV Receiver Control Bits.
R/W
RXAP_CLK: Receiver Application Clock, default mode, ‘00’ the AVxCLK pin is an input. This pin can become an
application clock and output for the isochronous Receiver by programming it to ‘01’, ‘10’, or ‘11’.
The programming values are:
00
Input
01
24.576MHz
10
12.288MHz
11
6.144MHz
Note that when enabled as ‘01’, ‘10’, or ‘11’, the AV port that is configured as receiver and enabled will output this
clock signal on its AVxCLK pin.
R/W
SNDIMM: Send immediately; when set to “1”, this bit will allow a received isochronous packet containing a CRC
error to be output immediately (without regard to the time stamp value). This bit defaults to “0”. In default (reset)
mode, the packet will be output with respect to the time stamp value, even if there is a CRC error.
CAUTION:
If there is an error in the time stamp, the packet may be held far into the future. This will affect
subsequently received packets.
R/W
DIS_TSC: Disable Time Stamp Checking. Defaults to “0”, time stamp checking is enabled. When time stamp
checking is disabled, the time stamp accompanying a packet is output before the packet to the application for use
by the application. This adds an extra quadlet of data to the received data stream; the application must be capable
of handling this extra 4 bytes.
R/W
RMVUAP: Remove unreliable packets from memory, do not attempt delivery
R
SPAV: Source packet available for delivery in buffer memory.
R/W
EN_IRX: Enable receiver operation. Value is only checked whenever a new bus packet arrives, so enable/disable
while running is ‘graceful’, meaning any transfers in process will be completed before this bit is asserted.
R/W
BPAD: Value indicating the amount of byte padding to be removed from the last data quadlet of each source packet,
from 0 to 3 bytes. This is in addition to quadlet padding as defined in IEC 61883 International Standard.
R/W
EN_FS: Enable processing of SYT stamps.
R/W
RST_IRX: causes the receiver to be reset when ‘1’. In order for synchronous reset of IRX to work properly, the
application must supply an AVCLK and ensure that the reset bit is kept (programmed) HIGH for at least the duration
of one AVCLK period. Failure to do so may cause the application interface of this module to be improperly reset (or
not reset at all).
Bit 29..28:
Bit 8:
Bit 7:
Bit 6:
Bit 5:
Bit 4:
Bit 2..3:
Bit 1:
Bit 0:
相關(guān)PDF資料
PDF描述
PDI1394P21 3-port Physical Layer Interface(三端口物理層接口)
PDI1394P22 3-port Physical Layer Interface(三端口物理層接口)
PDI1394P24 2-port 400 Mbps physical layer interface(2端口 400 Mbps物理層接口)
PDI40C1D00
PDI40C1300
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PDI1394L41BE 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:1394 content protection AV link layer controller
PDI1394P11 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:3-port physical layer interface
PDI1394P11A 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:3-port physical layer interface
PDI1394P11ABD 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:3-port physical layer interface
PDI1394P11ABD-S 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Transceiver