- 您現在的位置：買賣IC網 > PDF目錄383723 > OR3TP12-6BA256 Single 2.3V 10 MHz OP w/ CS, I temp, -40C to +85C, 8-TSSOP, T/R PDF資料下載
參數資料
| 型號： | OR3TP12-6BA256 |
| 英文描述： | Single 2.3V 10 MHz OP w/ CS, I temp, -40C to +85C, 8-TSSOP, T/R |
| 中文描述： | 用戶可編程ASIC的特殊功能 |
| 文件頁數： | 45/128頁 |
| 文件大?。?/td> | 2450K |
| 代理商： | OR3TP12-6BA256 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁當前第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
Lucent Technologies Inc.
Lucent Technologies Inc.
45
Data Sheet
March 2000
ORCA OR3TP12 FPSC
Embedded Master/Target PCI Interface
PCI Bus Core Master Controller
Detailed Description
(continued)
Master Read Byte Enables
During Master reads, read byte enables are always
supplied by the Master to the external Target, even
though on reads the data is flowing in the opposite
direction. Thus, the byte enables cannot be buffered in
the read data FIFO alongside the corresponding data.
Also, the byte enables must be presented on the bus by
the Master at the same time that the data is being pre-
sented on the bus by the external Target (unless the
external Target uses
trdyn
to insert wait-states). The
data provided by the external Target cannot depend on
the byte enables unless wait-states are inserted. Since
the byte enables are not buffered, they are defined in
the Master command word (bits [11:4]) and are held
static throughout the read transaction. Their polarity is
active-low assertion.
For burst read transactions, the read byte enables must
all be asserted. Burst read transactions on a 32-bit
agent (
pci_64bit
= 0) are defined with a burst length of
one or greater, and the read byte enables MRD-
BEN[7:0] asserted. Mixed read byte enables are not
allowed for bursting, but are allowed for single
accesses. Single accesses for a 32-bit PCI bus
(
pci_64bit
= 0) are defined with a read burst length of
one, and the either of the following combination of read
byte enables: MRDBEN[7:4] = 0xf or MRDBEN[3:0] =
0xf. For 64-bit single access (
pci_64bit
= 1, read burst
length = 1), any combination of the read byte enables is
valid.
Wait-States
The Master will only insert wait-states into a read trans-
action when the Master read data FIFO is full, the burst
length count has not been reached, and Target is not
disconnecting. If the FPGA application cannot receive
data from the Master read data FIFOs within an eight
pciclk
period, it is recommended to end the read trans-
action by asserting
mr_stopburstn
and
mrdataen
,
while storing the valid read data word, to avoid exces-
sive wait-state insertion.
Read Transaction Termination
Once initiated, Master read operations will repeat on
the PCI bus until all data is received, an abort occurs
(either Master or Target), the PCI bus’ reset signal
(
rstn
) is asserted, or
mrstopburstn
is asserted. On an
abort, the Master address FIFO is cleared, but the
Master read data FIFO will continue to hold all data
received before the abort. The Master read data FIFO
must be emptied before starting a new Master transac-
tion.
mrstopburstn
can be used by the FPGA application to
terminate a Master read transaction before the read
burst length has been reached. This signal is only
effective if the Master can receive data from an external
Target (
irdynn
and
framen
asserted). Since the FPGA
application has no visibility of the PCI bus control sig-
nals,
mrstopburstn
should be held active until
ma_fulln
is deasserted.
On the Master FIFO interface,
mrlastcycn
indicates
when the last item of the read transaction is being
transferred, although the transaction may have ended
earlier. The transaction on the PCI bus that has been
terminated by Master is indicated by
ma_fulln
being
deasserted.
If a PCI transaction is terminated with a retry or discon-
nect before all data has been received, the PCI bus
core will initiate another Master read operation, con-
tinuing from that point.
Master Read FIFO Interface Reset
The FPGA application can apply a reset signal to place
the Master FIFO interface in a known state, which
clears all FIFOs and resets the
mstatecntr
. The reset
signal,
mfifoclrn
, is asynchronous and therefore
should be asserted for a minimum of one clock cycle
and deasserted for a minimum of one clock cycle
before continuing. It is not recommended to assert
mfifoclrn
while a current PCI transaction is in progress
(
ma_fulln
asserted), since proper PCI bus termination
is not guaranteed. Only
rstn
will reset the internal Mas-
ter PCI state machines, while a PCI transaction is in
progress.
Example: Master Read, Single-Word Transaction
Figure 9 and Figure 10 show the timing of a Master
read, single 32-bit data word, on the dual-port FPGA
interface and quad-port FPGA interface, respectively.
In Figure 9, the command/address phase is initiated by
the FPGA application asserting Master address enable
(
maenn
), while providing the Master command word
and read burst length on bus
datafmfpga
. Assuming
the Master will decode the supplied burst length of one,
32-bit PCI bus width (
pci_64bit
= 0), and read byte
enable (MRDBEN[7:0] = 0xf0), this is a single opera-
tion. On the next clock, the FPGA application provides
the 32-bit address and ends the command/address
phase by asserting
mwlastcycn
.
ma_fulln
then will be
asserted, and the Master will begin negotiating for the
PCI bus.
相關PDF資料 |
PDF描述 |
|---|---|
| OR3TP12-6BA256I | Single 2.3V 10 MHZ OP, -40C to +125C, 14-SOIC 150mil, TUBE |
| OR3TP12-6BA352 | Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-PDIP, TUBE |
| OR3TP12-6BA352I | Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-TSSOP, TUBE |
| OR3TP12-6PS240 | Single 2.3V 10 MHZ OP, -40C to +125C, 14-SOIC 150mil, T/R |
| OR3TP12-6PS240I | Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-SOIC 150mil, T/R |
相關代理商/技術參數 |
參數描述 |
|---|---|
| OR3TP126BA256-DB | 功能描述:FPGA - 現場可編程門陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| OR3TP12-6BA256I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC |
| OR3TP126BA256I-DB | 功能描述:FPGA - 現場可編程門陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| OR3TP12-6BA352 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC |
| OR3TP126BA352-DB | 功能描述:FPGA - 現場可編程門陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256 |
發(fā)布緊急采購，3分鐘左右您將得到回復。