參數(shù)資料
型號: ML53812-2
廠商: OKI ELECTRIC INDUSTRY CO LTD
元件分類: 微控制器/微處理器
英文描述: SPECIALTY MICROPROCESSOR CIRCUIT, PQFP176
封裝: LQFP-176
文件頁數(shù): 37/64頁
文件大?。?/td> 668K
代理商: ML53812-2
s ML53812-2 s ––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––
38
Oki Semiconductor
6.6 Stream Switch Routing Registers, AR = 1007h:1000h (Ch. 7:0)
Note: To ensure compatibility with possible future versions of this device, write “0” to all "Reserved" bits in the
routing registers. All "Reserved" routing registers read-back "0".
Partition [1:0] (Read/Write)
Selects which time-slots are used when rate conversion is taking place. See the following table for a
description of the partition function.
DR_0
Definition
[4:0]
Input Data Stream [4:0]
[7:5]
Reserved (write zero)
Input Data Stream [4:0] (Read/Write)
00h
CT_D_[0] (Default)
01h
CT_D_[1]
02h
CT_D_[2]
1eh
CT_D_[30]
1fh
CT_D_[31]
DR_1
Definition
[4:0]
Output Data Stream [4:0]
[6:5]
Reserved (write zero)
7
Output Enable
Output Data Stream [4:0] (Read/Write)
00h
CT_D_[0] (Default)
01h
CT_D_[1]
02h
CT_D_[2]
1eh
CT_D_[30]
1fh
CT_D_[31]
Output Enable (Read/Write)
0
Output Disabled (Default)
1
Output Enabled
DR_2
Definition
[1:0]
Partition [1:0]
[7:2]
Reserved (write zero)
相關(guān)PDF資料
PDF描述
ML54051 FLASH MEMORY DRIVE CONTROLLER, PQFP120
ML60851CGA UNIVERSAL SERIAL BUS CONTROLLER, PQFP44
ML60851DTB UNIVERSAL SERIAL BUS CONTROLLER, PQFP44
ML60852A UNIVERSAL SERIAL BUS CONTROLLER, PQFP44
ML63187-XXXGA 4-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP128
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ML53812-2TC 制造商:ROHM Semiconductor 功能描述:
ML53FAD 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:Micropower CMOS Oscillators
ML53FAG 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:Micropower CMOS Oscillators
ML53FCD 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:Micropower CMOS Oscillators
ML53FCG 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:Micropower CMOS Oscillators