- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1954 > MCZ33905BD3EK (Freescale Semiconductor)IC SBC CAN HS 3.3V 54SOIC PDF資料下載
參數(shù)資料
| 型號： | MCZ33905BD3EK |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 81/106頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SBC CAN HS 3.3V 54SOIC |
| 標準包裝： | 26 |
| 應用： | 系統(tǒng)基礎芯片 |
| 接口： | CAN，LIN |
| 電源電壓： | 5.5 V ~ 28 V |
| 封裝/外殼： | 54-SSOP（0.295"，7.50mm 寬）裸露焊盤 |
| 供應商設備封裝： | 54-SOICW-EP |
| 包裝： | 管件 |
| 安裝類型： | 表面貼裝 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁當前第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁
Analog Integrated Circuit Device Data
76
Freescale Semiconductor
33903/4/5
SERIAL PERIPHERAL INTERFACE
DETAIL OF CONTROL BITS AND REGISTER MAPPING
Prior to enter in LP VDD ON or LP VDD OFF, the Wake-up
flags must be cleared or read.
This is done by the following SPI commands (See Table
0xE100 for CAN Wake-up clear
0xE380 for I/O Wake-up clear
0xE700 for LIN1 Wake-up clear
0xE900 for LIN2 Wake-up clear
If Wake-up flags are not cleared, the device will enter into
the selected LP mode and immediately Wake-up. In addition,
the CAN failure flags (i.e. CAN_F and CAN_UF) must be
cleared in order to meet the low power current consumption
specification. This is done by the following SPI command:
0xE180 (read CAN failure flags)
When the device is in LP VDD ON mode, the Wake-up by
a SPI command uses a write to “Normal Request mode”,
0x5C10.
Mode Register Features
The mode register includes specific functions and a “global
SPI command” that allow the following:
- read device current mode
- read device Debug status
- read state of SAFE pin
- leave Debug state
- release or turn off SAFE pin
- read a 3 bit Random Code to enter in LP mode
These global commands are built using the MODE register
address bit [13-9], along with several combinations of bit [15-
14] and bit [7]. Note, bit [8] is always set to 1.
Table 28. LP VDD OFF Selection and FWU / Cyclic Sense Selection
b7, b6, b5, b4, b3
FWU
Cyclic Sense
0 1100
OFF
0 1101
OFF
ON
0 1110
ON
OFF
0 1111
ON
Table 29. LP VDD ON Selection and Operation Mode
b7, b6, b5, b4, b3
FWU
Cyclic Sense
Cyclic INT
Watchdog
1 0000
OFF
1 0001
OFF
ON
1 0010
OFF
ON
OFF
1 0011
OFF
ON
1 0100
OFF
ON
OFF
1 0101
OFF
ON
OFF
ON
1 0110
OFF
ON
OFF
1 0111
OFF
ON
1 1000
ON
OFF
1 1001
ON
OFF
ON
1 1010
ON
OFF
ON
OFF
1 1011
ON
OFF
ON
1 1100
ON
OFF
1 1101
ON
OFF
ON
1 1110
ON
OFF
1 1111
ON
b2, b1, b0
Random Code inverted, these 3bits are the inverted bits obtained from the previous SPI command.
The usage of these bits are optional and must be previously selected in the INIT MISC register [See
bit 7 (LPM w RNDM) in Table 20]
相關PDF資料 |
PDF描述 |
|---|---|
| MCZ33972EWR2 | IC SWITCH DETECTION MULT 32-SOIC |
| MCZ33975AEKR2 | IC SWITCH DETECT MULT ENH 32SOIC |
| MCZ33993EWR2 | IC MULTIPLE SWITCH DETECT 32SOIC |
| MCZ79076EGR2 | IC IGNITION CTRL ELECTR 16-SOIC |
| MIC2070-2PCQS TR | IC USB PWR CTRLR DUAL 16-QSOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MCZ33905BD3EKR2 | 功能描述:CAN 接口集成電路 3.3V SBC HSCAN DUAL LIN RoHS:否 制造商:Texas Instruments 類型:Transceivers 工作電源電壓:5 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:SOIC-8 封裝:Tube |
| MCZ33905BD3R2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:SBC Gen2 with CAN High Speed and LIN Interface |
| MCZ33905BD5EK | 功能描述:CAN 接口集成電路 5.0V SBC HSCAN DUAL LIN RoHS:否 制造商:Texas Instruments 類型:Transceivers 工作電源電壓:5 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:SOIC-8 封裝:Tube |
| MCZ33905BD5EKR2 | 功能描述:CAN 接口集成電路 5.0V SBC HSCAN DUAL LIN RoHS:否 制造商:Texas Instruments 類型:Transceivers 工作電源電壓:5 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:SOIC-8 封裝:Tube |
| MCZ33905BD5R2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:SBC Gen2 with CAN High Speed and LIN Interface |
發(fā)布緊急采購，3分鐘左右您將得到回復。