參數(shù)資料
型號: MC68EC060RC66
廠商: Freescale Semiconductor
文件頁數(shù): 8/128頁
文件大?。?/td> 0K
描述: IC MPU 32BIT 66MHZ 206-PGA
標(biāo)準(zhǔn)包裝: 10
系列: M680x0
處理器類型: M680x0 32-位
速度: 66MHz
電壓: 3.3V
安裝類型: 通孔
封裝/外殼: 206-BEPGA
供應(yīng)商設(shè)備封裝: 206-PGA(47.25x47.25)
包裝: 托盤
Caches
5-6
M68060 USER’S MANUAL
MOTOROLA
Bits 26–24—Reserved.
EBC—Enable Branch Cache
0 = The branch cache is disabled and branch cache information is not used in the
branch prediction strategy.
1 = The on-chip branch cache is enabled. Branches are cached. A predicted branch
executes more quickly, and often can be folded onto another instruction.
CABC—Clear All Entries in the Branch Cache
This bit is always read as zero.
0 = No operation is done on the branch cache.
1 = The entire content of the MC68060 branch cache is invalidated.
CUBC—Clear All User Entries in the Branch Cache
This bit is always read as zero.
0 = No operation is performed on the branch cache.
1 = All user-mode entries in the MC68060 branch cache are invailidated; supervisor-
mode branch cache entries remain valid.
Bits 20–16—Reserved.
EIC—Enable Instruction Cache
0 = Instruction cache is disabled.
1 = Instruction cache is enabled.
NAI—No Allocate Mode (Instruction Cache)
0 = Accesses that miss in the instruction cache will allocate.
1 = The instruction cache will continue to supply instructions to the processor, but an
access that misses will not allocate.
FIC—1/2 Cache Operation Mode Enable (Instruction Cache)
0 = The instruction cache operates in normal, full-cache mode.
1 = The instruction cache operates in 1/2-cache mode.
Bits 13–0—Reserved.
5.3 CACHE MANAGEMENT
The caches are individually enabled and configured by using the MOVEC instruction to
access the CACR. A hardware reset clears the CACR, disabling both caches and removing
all configuration information; however, reset does not affect the tags, state information, and
data within the caches. The CINV instruction must clear the caches before enabling them.
The MC68060 cannot cache page descriptors.
System hardware can assert the cache disable (CDIS) signal to dynamically disable the both
the instruction and data caches, regardless of the state of the enable bits in the CACR. The
caches are disabled immediately after the current access completes. If CDIS is asserted
during the access for the first half of a misaligned operand spanning two cache lines, the
相關(guān)PDF資料
PDF描述
MC7447AVU1420LB IC MPU RISC 32BIT 360-BGA
MC8640DTVU1000HE IC MPU DUAL CORE E600 1023FCCBGA
FH40-60S-0.5SV CONN FPC/FFC 60POS .5MM VERT SMD
MC8640DTHX1000HE IC DUAL CORE PROCESSOR 1023-CBGA
MC7457RX1000NC IC MPU RISC 32BIT 483FCCBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68EC060RC75 功能描述:微處理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68EC060ZU50 功能描述:IC MPU 68K 50MHZ 304-TBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M680x0 標(biāo)準(zhǔn)包裝:1 系列:MPC85xx 處理器類型:32-位 MPC85xx PowerQUICC III 特點(diǎn):- 速度:1.2GHz 電壓:1.1V 安裝類型:表面貼裝 封裝/外殼:783-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:783-FCPBGA(29x29) 包裝:托盤
MC68EC060ZU66 功能描述:微處理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68EC060ZU75 功能描述:微處理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68EN302 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Integrated Multiprotocol Processor with Ethernet