- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4033 > MC68EC060RC66 (Freescale Semiconductor)IC MPU 32BIT 66MHZ 206-PGA PDF資料下載
參數(shù)資料
| 型號： | MC68EC060RC66 |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 15/128頁 |
| 文件大小： | 0K |
| 描述： | IC MPU 32BIT 66MHZ 206-PGA |
| 標準包裝： | 10 |
| 系列： | M680x0 |
| 處理器類型： | M680x0 32-位 |
| 速度： | 66MHz |
| 電壓： | 3.3V |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 206-BEPGA |
| 供應商設(shè)備封裝： | 206-PGA（47.25x47.25） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
Caches
5-12
M68060 USER’S MANUAL
MOTOROLA
four cycles. The bursting mechanism requires addresses to wrap around so that the entire
four long words in the cache line are filled in a single operation.
When a cache line read is initiated, the first cycle attempts to load the line entry correspond-
ing to the address requested by the IFU. Subsequent transfers are for the remaining entries
in the cache line. In the case of a misaligned access in which the operand spans two line
entries, the first cycle corresponds to the line entry containing the portion of the operand at
the lower address.
Line read data is handled differently by the instruction cache and the data cache. In the
instruction cache, the first long word fetched is immediately available to the IFU. It is also
put in a line read buffer. The data for the rest of the line is also put in this buffer as it is
received. If subsequent IFU requests are sequential and within the address range in the line
read buffer, these requests hit in the instruction read buffer as data becomes available. If
subsequent IFU requests are not sequential, or are outside the address range in the read
buffer, the IFU stalls until the line is completely fetched. In the data cache, the first long word
or first two long words are available to the integer or floating-point units. The amount of data
which is available immediately depends on the size and alignment of the operation that ini-
tiated the cache miss. These long words along with the remainder of the line fetch are also
put in the data line read buffer. All subsequent data cache requests stall until the line is com-
pletely fetched. A misaligned access which spans two cache lines is handled by the data
cache unit as two separate accesses.
The assertion of TCI during the first cycle of a burst read operation inhibits loading of the
buffered line into the cache, but it does not cause the burst transfer (or pseudo-burst transfer
if TBI is asserted with TCI) to be terminated early. If TCI is asserted during the first data
transfer cycle for a read operand, the initial bypass of data for both instruction and data
accesses takes place normally, as described above in the paragraph on line reads. The line
read buffers in both caches are filled normally. The instruction cache unit will allow sequen-
tial access in the address range of the line read buffer until the last long word of the burst is
transferred from the bus controller. No additional data from the line is available from the data
cache unit. When the line fetch is completed, the contents of both line buffers are discarded.
No data is transferred to either cache memory. The assertion of TCI is ignored during the
second, third, or fourth cycle of a burst operation and is ignored for write operations.
A bus error occurring during a burst operation causes the burst operation to abort. If the bus
error occurs during the first cycle of a burst, the data from the bus is ignored. If the access
is a data cycle, exception processing proceeds immediately. If the cycle is for an instruction
prefetch, a bus error exception is not taken immediately, but will be taken if the instruction
flow subsequently causes the instruction to be attempted. Refer to Section 7 Bus Opera-
tion for more information about pipeline operation.
For either cache, when a bus error occurs on the second cycle or later, the burst operation
is aborted and the line buffer is invalidated. The processor may or may not take an excep-
tion, depending on the status of the pending data request. If the bus error cycle contains a
portion of a data operand that the processor is specifically waiting for (e.g., the second half
of a misaligned operand), the processor immediately takes an exception. Otherwise, no
exception occurs, and the cache line fill is repeated the next time data within the line is
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC7447AVU1420LB | IC MPU RISC 32BIT 360-BGA |
| MC8640DTVU1000HE | IC MPU DUAL CORE E600 1023FCCBGA |
| FH40-60S-0.5SV | CONN FPC/FFC 60POS .5MM VERT SMD |
| MC8640DTHX1000HE | IC DUAL CORE PROCESSOR 1023-CBGA |
| MC7457RX1000NC | IC MPU RISC 32BIT 483FCCBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68EC060RC75 | 功能描述:微處理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68EC060ZU50 | 功能描述:IC MPU 68K 50MHZ 304-TBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M680x0 標準包裝:1 系列:MPC85xx 處理器類型:32-位 MPC85xx PowerQUICC III 特點:- 速度:1.2GHz 電壓:1.1V 安裝類型:表面貼裝 封裝/外殼:783-BBGA，F(xiàn)CBGA 供應商設(shè)備封裝:783-FCPBGA（29x29） 包裝:托盤 |
| MC68EC060ZU66 | 功能描述:微處理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68EC060ZU75 | 功能描述:微處理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68EN302 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Integrated Multiprotocol Processor with Ethernet |
發(fā)布緊急采購，3分鐘左右您將得到回復。