![](http://datasheet.mmic.net.cn/280000/M37902F8CHP_datasheet_16084061/M37902F8CHP_80.png)
M37902FCCHP, M37902FGCHP, M37902FJCHP
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
80
D-A CONVERTER
Three independent D-A converters are included in this microcom-
puter, and each D-A converter adopts an 8-bit R-2R method. Figure
80 shows the block diagram of the D-A converter, Figure 81 shows
the bit configuration of the A-D control register 1, and Figure 82
shows the bit configuration of the D-A control register.
D-A conversion is performed by writing a value to the corresponding
D-A register i. Whether to output the analog voltage or not is deter-
mined by bits 0 to 2 of the D-A control register. When any of bits 0 to
2 = “1”, the corresponding pin (D-A
0
to D-A
2
) outputs the analog volt-
age.
This analog voltage (V) is determined according to value n. (“n” =
decimal number. This has been set in the D-A register.)
V = V
REF
n/256 (n = 0 to 255)
V
REF
: Reference voltage
The contents of the corresponding D-A output enable bit and D-A
register are cleared to “0” at reset. Whether to connect the reference
voltage input (V
REF
) with the ladder network or not depends on bit 6
of the A-D control register 1. Pin V
REF
is connected with the ladder
network when bit 6 = “0” and is disconnected when bit 6 = “1” (high
impedance state). When not performing the A-D or D-A conversion,
current from pin V
REF
to the ladder network can be cut off by discon-
necting ladder network from pin V
REF
.
Before starting A-D or D-A conversion, be sure to clear bit 6 to “0”,
and then, insert a waiting time of 1 μs or more.
An external buffer is necessary when connecting a low impedance
load with the D-A converter. It is because that a D-A output pin
doesn’t include a buffer.
Pin D-Ai is multiplexed with I/O port pins, analog input pins, serial
I/O pins, and external interrupt input pins. When a D-A
i
output enable
bit = “1” (in other words, output is enabled.), however, the corre-
sponding pin cannot function as another I/O pin, which is multiplexed
Fig. 80 Block diagram of D-A converter
Fig. 81 Bit configuration of A-D control register 1
Note:
When bit 6 has been cleared to
“
0
”
from
“
1
”
, insert a waiting time
of 1
μ
s or more, and then, start the D-A or A-D conversion.
Not used for D-A converter.
V
REF
connection select bit
(Note)
0: Connected.
1: Disconnected.
A-D control register 1
Address
1F
16
7 6 5 4 3 2 1 0
AV
SS
V
REF
R-2R ladder
network
D-A register i (i = 0 to 2)
(Addresses 98
16
to 9A
16
)
Pin D-A
i
D-Ai output enable bit
V
REF
connection
select bit
0
1
Data bus
Fig. 82 Bit configuration of D-A control register
D-A
0
output enable bit
(Note)
0: Output is disabled.
1: Output is enabled.
D-A
1
output enable bit
(Note)
0: Output is disabled.
1: Output is enabled.
D-A
2
output enable bit
(Note)
0: Output is disabled.
1: Output is enabled.
7 6 5 4 3 2 1 0
D-A control register
Address
96
16
Note:
Pin D-Ai is multiplexed with I/O port pins, analog input pins, serial
I/O pins, and external interrupt input pins. When a D-Ai output
enable bit =
“
1
”
(in other words, output is enabled.), however, the
corresponding pin cannot function as another I/O pin, which is
multiplexed with pin D-Ai.
with pin D-Ai.
Also, when not using the D-A converter, be sure to clear the contents
of the corresponding D-A output enable bit and D-A register to
“
0
”
.