參數(shù)資料
型號(hào)： M37902FCCHP
廠(chǎng)商： Mitsubishi Electric Corporation
英文描述： SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
中文描述： 單片16位CMOS微機(jī)
文件頁(yè)數(shù)： 62/143頁(yè)
文件大?。?/td> 1463K
代理商： M37902FCCHP
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)當(dāng)前第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)
62
M37902FCCHP, M37902FGCHP, M37902FJCHP
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
(2) Event counter mode [01]
Figure 60 shows the bit configuration of the timer Bi mode register
during event counter mode. In event counter mode, bit 0 in the timer
Bi mode register must be
“
1
”
and bit 1 must be
“
0
”
.
The input signal from the TBi
IN
pin is counted when the count start
bit is
“
1
”
and counting is stopped when it is
“
0
”
.
Count is performed at the fall of the input signal when bits 2, and 3
are
“
0
”
and at the rise of the input signal when bit 3 is
“
0
”
and bit 2 is
“
1
”
.
When bit 3 is
“
1
”
and bit 2 is
“
0
”
, count is performed at the rise and
fall of the input signal.
Data write, data read and timer interrupt are performed in the same
way as for timer mode.
Only for timer B2, when the timer B2 clock source select bit of the
particular function select register 1 (bit 6 at address 63
16
) =
“
1
”
in the
event counter mode, fX
32
can be selected. (When this bit is
“
0
”
, an
input signal from pin TB2
IN
becomes the count source as described
above.) For the bit configuration of the particular function select reg-
ister 1, refer to the section on the standby function.
Note: fX
32
= f(X
IN
)/32
(3) Pulse period measurement/Pulse width
measurement mode [10]
Figure 61 shows the bit configuration of the timer Bi mode register
during pulse period measurement/pulse width measurement mode.
In pulse period measurement/pulse width measurement mode, bit 0
must be
“
0
”
and bit 1 must be
“
1
”
. Bits 6 and 7 are used to select the
clock source. The selected clock is counted when the count start bit
is
“
1
”
and counting stops when it is
“
0
”
.
The pulse period measurement mode is selected when bit 3 is
“
0
”
. In
pulse period measurement mode, the selected clock is counted dur-
ing the interval starting at the fall of the input signal from the TBi
IN
pin
to the next fall or at the rise of the input signal to the next rise; the
result is stored in the reload register. In this case, the reload register
acts as a buffer register.
When bit 2 is
“
0
”
, the clock is counted from the fall of the input signal
to the next fall. When bit 2 is
“
1
“
, the clock is counted from the rise of
the input signal to the next rise.
In the case of counting from the fall of the input signal to the next fall,
counting is performed as follows. As shown in Figure 62, when the
fall of the input signal from TBi
IN
pin is detected, the contents of the
counter is transferred to the reload register. Next, the counter is
cleared and count is started from the next clock. When the fall of the
next input signal is detected, the contents of the counter is trans-
ferred to the reload register once more, the counter is cleared, and
the count is started. The period from the fall of the input signal to the
next fall is measured in this way.
After the contents of the counter is transferred to the reload register,
an interrupt request signal is generated and the interrupt request bit
in the timer Bi interrupt control register is set. However, no interrupt
request signal is generated when the contents of the counter is trans-
ferred first to the reload register after the count start bit is set to
“
1
”
.
When bit 3 is
“
1
”
, the pulse width measurement mode is selected.
Pulse width measurement mode is the same as the pulse period
measurement mode except that the clock is counted from the fall of
the TBi
IN
pin input signal to the next rise or from the rise of the input
signal to the next fall as shown in Figure 63.
Fig. 59 Bit configuration of timer Bi mode register during timer mode
Fig. 60 Bit configuration of timer Bi mode register during event
counter mode
Fig. 61 Bit configuration of timer Bi mode register during pulse period
measurement/pulse width measurement mode
0 0 : Always
“
00
”
in timer mode
× ×
: Not used in timer mode and
may be any
Not used in timer mode
Clock source select bits
0 0 : Select f
2
0 1 : Select f
16
1 0 : Select f
64
1 1 : Select f
512
7 6 5 4 3 2 1 0
×
0
0
×
×
Timer B0 mode register
Timer B1 mode register
Timer B2 mode register
Addresses
5B
16
5C
16
5D
16
0 1 : Always
“
01
”
in event counter
mode
0 0 : Count at the falling edge of
input signal
0 1 : Count at the rising edge of
input signal
1 0 : Count at the both falling edge
and rising edge of input signal
× × ×
: Not used in event counter mode
7 6 5 4 3 2 1 0
×
×
×
1
0
Timer B0 mode register
Timer B1 mode register
Timer B2 mode register
Addresses
5B
16
5C
16
5D
16
1 0 : Always
“
10
”
in pulse period
measurement/pulse width
measurement mode
0 0 : Count from the falling edge of
input signal to the next falling one
0 1 : Count from the rising edge of
input signal to the next rising one
1 0 : Count from the falling edge of
input signal to the next rising one
and from the rising edge to the
next falling one
Timer Bi overflow flag
Clock source select bits
0 0 : Select f
2
0 1 : Select f
16
1 0 : Select f
64
1 1 : Select f
512
7 6 5 4 3 2 1 0
0
1
Timer B0 mode register
Timer B1 mode register
Timer B2 mode register
Addresses
5B
16
5C
16
5D
16
相關(guān)PDF資料
PDF描述
M37902FGCHP DIODE SCHOTTKY DUAL COMMON-ANODE 25V 150mW 0.32V-vf 200mA-IFM 1mA-IF 2uA-IR SOT-523 3K/REEL
M37902FJCHP SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M37905F8CFP 16-BIT CMOS MICROCOMPUTER
M37905F8CSP 16-BIT CMOS MICROCOMPUTER
M37905M4C DIODE SCHOTTKY DUAL COMMON-ANODE 25V 200mW 0.32V-vf 200mA-IFM 1mA-IF 2uA-IR SOT-323 3K/REEL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M37902FGCGP 制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M37902FGCHP 制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M37902FJCHP 制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M37903S4CHP 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:16-BIT CMOS MICROCOMPUTER
M37905F8CFP 制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:16-BIT CMOS MICROCOMPUTER
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*