- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370849 > M37902F8CHP (Mitsubishi Electric Corporation) DIODE SCHOTTKY DUAL COMMON-ANODE 25V 200mW 0.32V-vf 200mA-IFM 1mA-IF 2uA-IR SOT-23 3K/REEL PDF資料下載
參數(shù)資料
| 型號(hào)： | M37902F8CHP |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | DIODE SCHOTTKY DUAL COMMON-ANODE 25V 200mW 0.32V-vf 200mA-IFM 1mA-IF 2uA-IR SOT-23 3K/REEL |
| 中文描述： | 單片16位CMOS微機(jī) |
| 文件頁(yè)數(shù)： | 32/143頁(yè) |
| 文件大小： | 1463K |
| 代理商： | M37902F8CHP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)當(dāng)前第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)
M37902FCCHP, M37902FGCHP, M37902FJCHP
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
32
Signal
RD
BLW
BHW
ALE
φ
1
RDY
HOLD
HDLA
CS
0
–CS
3
BYTE
V
SS
V
CC
00
01
10
10
MD0
Processor mode bits
After reset is removed, the single-chip mode is selected. By chang-
ing the processor mode bits’ contents by software, the memory ex-
pansion mode or microprocessor mode can be selected.
Description
(Note 1)
Processor mode
Single-chip mode
Memory expansion mode
Microprocessor mode
Microprocessor mode
After reset is removed, the microprocessor mode is selected.
(Note 2)
Table 3. Selection method of processor mode
Table 4. Each bus control signal’s function
I/O
Output
Output
Output
Output
Input
Input
Output
Output
Input
Function
Read signal. Outputs “L” at read from the external area.
Write signal. Outputs “L” at write to the external area.
Address latch enable signal. Outputs “H” level pulse in the
period just before signals RD, BLW, BHW become “L”.
This is used to latch an address in an external circuit.
Internal standard clock’s output. Outputs system clock
(f
sys
).
Ready signal. The “L” level period of the last
φ
1
in the ac-
cess cycle for the external area (in other words, “L” level
period of RD, BLW, BHW) will be extended while “L” level
voltage is applied to this pin.
Hold request signal. Appliance of “L” level voltage will gen-
erate a hold request; appliance of “H” level voltage will re-
quest to terminate the hold state.
Hold acknowledge signal. Outputs “L” in the hold state.
Chip select signal. Outputs “L” in access to the specified
chip select area.
Input signal to select the external data bus width. When
this pin’s level = Vss, 16-bit width will be selected; and
when Vcc, 8-bit width will be selected.
Remarks
For operation differences between BLW and BHW de-
pending on the external data bus width, see Table 5.
In order to latch an address with signal ALE, do as follows:
While ALE = “H”, be sure to open a latch, so the address
will pass it.
While ALE = “L”, be sure to hold the address.
Acceptance and termination of a hold request is performed
at completion of the bus cycle while the BIU operates.
In the hold state, A
0
–A
23
, D
0
–D
15
, RD, BLW, BHW, ALE,
CS
0
–CS
3
enter the floating state. At termination of the hold
state, simultaneously with the timing when HLDA becomes
“H” level, the above floating state is terminated. Then, bus
access will be restarted 1 cycle of
φ
1
after.
In the hold state, also, the CPU operates with access to
the internal area. If the CPU accesses the external area, in
the hold state, the CPU stops its operation.
For details, refer to the section on the chip select wait con-
troller.
When BYTE = Vss level, by the register setting, each chip
select area (CS
1
to CS
3
) can have the 8-bit data bus, inde-
pendently.
For details, refer to the section on the chip select wait con-
troller.
Notes 1:
Processor mode bits = bits 0 and 1 of the processor mode register 0 (address 5E
16
)
2:
While the Vcc level voltage is applied to pin MD0, the processor mode bits are fixed to “10”.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M37902FGCGP | SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M37902FCCHP | SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M37902FGCHP | DIODE SCHOTTKY DUAL COMMON-ANODE 25V 150mW 0.32V-vf 200mA-IFM 1mA-IF 2uA-IR SOT-523 3K/REEL |
| M37902FJCHP | SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M37905F8CFP | 16-BIT CMOS MICROCOMPUTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M37902FCCHP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M37902FGCGP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M37902FGCHP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M37902FJCHP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M37903S4CHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:16-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。