- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄369586 > KC80524NY450128 Microprocessor PDF資料下載
參數(shù)資料
| 型號(hào)： | KC80524NY450128 |
| 英文描述： | Microprocessor |
| 中文描述： | 微處理器 |
| 文件頁(yè)數(shù)： | 74/81頁(yè) |
| 文件大?。?/td> | 598K |
| 代理商： | KC80524NY450128 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)當(dāng)前第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)
Mobile Intel
Celeron Processor (0.18μ) in BGA2 and Micro-PGA2 Packages
Datasheet
Order Number#249563-001
74
TESTP (Analog)
The TESTP (Test Point) signals are connected to V
cc
and V
ss
at opposite ends of the die. These
signals can be used to monitor the Vcc level on the die. Route the TESTP signals to test points or
leave them unconnected. Do not short the TESTP signals together.
THERMDA, THERMDC (Analog)
The THERMDA (Thermal Diode Anode) and THERMDC (Thermal Diode Cathode) signals
connect to the anode and cathode of the on-die thermal diode.
TMS (I - 1.5V Tolerant)
The TMS (Test Mode Select) signal is a JTAG support signal used by debug tools.
TRDY# (I - GTL+)
The TRDY# (Target Ready) signal is asserted by the target to indicate that the target is ready to
receive write or implicit write-back data transfer. TRDY# must be connected to the appropriate
pins/balls on both agents on the system bus.
TRST# (I - 1.5V Tolerant)
The TRST# (Test Reset) signal resets the Test Access Port (TAP) logic. The mobile
processors do
not self-reset during power on; therefore, it is necessary to drive this signal low during power-on
reset.
VID[4:0] (O – Open-drain)
The VID[4:0] (Voltage ID) pins/balls can be used to support automatic selection of power supply
voltages. These pins/balls are not signals, they are either an open circuit or a short to V
SS
on the
processor substrate. The combination of opens and shorts encodes the voltage required by the
processor. External to pull-ups are required to sense the encoded VID. VID[4:0] are needed to
cleanly support voltage specification changes on mobile Intel Celeron processors. The voltage
encoded by VID[4:0] is defined in Table 36. A “1” in this table refers to an open pin/ball and a “0”
refers to a short to V
SS
. The power supply must provide the requested voltage or disable itself.
Please note that in order to implement VID on the BGA2 package, some VID[4:0] balls may be
depopulated. For the BGA2 package, a “1” in Table 36 implies that the corresponding VID ball is
depopulated, while a “0” implies that the corresponding VID ball is not depopulated.
But on the Micro-PGA2 package, VID[4:0] pins are not depopulated.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KP80524NY450128 | Microprocessor |
| RH8053GC017512 | Microprocessor |
| RH8053GC021512 | Microprocessor |
| RH8053GC025512 | Microprocessor |
| RH8053GC029512 | Microprocessor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KC80526GY001256S L54F | 制造商:Intel 功能描述:MPU Pentium |
| KC80526GY650256 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| KC80526GY6504JY | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intel 功能描述: |
| KC80526GY850256S L547 | 制造商:Intel 功能描述:MPU Pentium 制造商:Intel 功能描述:MPU Pentium? III Processor 64-Bit 0.18um 850MHz 495-Pin BGA2 |
| KC80526GY850256SL547 | 功能描述:IC PENTIUM 3 1.6V 850MHZ 495-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤(pán) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。