參數(shù)資料
型號(hào)： KC80524NY450128
英文描述： Microprocessor
中文描述： 微處理器
文件頁(yè)數(shù)： 40/81頁(yè)
文件大?。?/td> 598K
代理商： KC80524NY450128
Mobile Intel
Celeron Processor (0.18μ) in BGA2 and Micro-PGA2 Packages
Datasheet
Order Number#249563-001
40
4.
System Signal Simulations
Many scenarios have been simulated to generate a set of GTL+ processor system bus layout
guidelines, which are available in the
Mobile Pentium
III
Processor GTL+ System Bus Layout
Guideline.
Systems must be simulated using the IBIS model to determine if they are compliant
with this specification.
4.1
System Bus Clock (BCLK) and PICCLK AC Signal
Quality Specifications
Table 22 and Figure 15 show the signal quality for the system bus clock (BCLK) signal, and
Table 23 and Figure 15 show the signal quality for the APIC bus clock (PICCLK) signal at the
processor. BCLK and PICCLK are 2.5V clocks.
Table 22. BCLK Signal Quality Specifications
Symbol
Parameter
Min
Max Unit
Figure
Notes
V1
V
IL,BCLK
0.5
V
Figure 15
Note 1
V2
V
IH,BCLK
2.0
V
Figure 15
Note 1
V3
V
IN
Absolute Voltage Range
-0.7
3.5
V
Figure 15
Undershoot/Overshoot,
Note 2
V4
BCLK Rising Edge Ringback
2.0
V
Figure 15
Absolute Value, Note 3
V5
NOTES:
1.
2.
BCLK Falling Edge Ringback
0.5
V
Figure 15
Absolute Value, Note 3
The clock must rise/fall monotonically between V
IL,BCLK
and V
IH,BCLK
.
These specifications apply only when BCLK is running, see Table 12 for the DC specifications for when
BCLK is stopped. BCLK may not be above V
IH,BCLK,max
or below V
IL,BCLK,min
for more than 50% of the
clock cycle.
The rising and falling edge ringback voltage specified is the minimum (rising) or maximum (falling) absolute
voltage the BCLK signal can go to after passing the V
IH,BCLK
(rising) or V
IL,BCLK
(falling) voltage limits.
3.
Table 23. PICCLK Signal Quality Specifications
Symbol
Parameter
Min Max Unit Figure
Notes
V1
V
IL25
0.7
V
Figure 15 Note 1
V2
V
IH25
2.0
V
Figure 15 Note 1
V3
V
IN
Absolute Voltage Range
-0.7 3.5
V
Figure 15 Undershoot,Overshoot, Note 2
V4
PICCLK Rising Edge Ringback
2.0
V
Figure 15 Absolute Value, Note 3
V5
NOTES:
1.
2.
PICCLK Falling Edge Ringback
0.7
V
Figure 15 Absolute Value, Note 3
The clock must rise/fall monotonically between V
IL25
and V
IH25
.
These specifications apply only when PICCLK is running, see Table 12 for the DC specifications for when
PICCLK is stopped. PICCLK may not be above V
IH25,max
or below V
IL25,min
for more than 50% of the clock
cycle.
The rising and falling edge ringback voltage specified is the minimum (rising) or maximum (falling) absolute
voltage the PICCLK signal can go to after passing the V
IH25
(rising) or V
IL25
(falling) voltage limits.
3.
相關(guān)PDF資料
PDF描述
KP80524NY450128 Microprocessor
RH8053GC017512 Microprocessor
RH8053GC021512 Microprocessor
RH8053GC025512 Microprocessor
RH8053GC029512 Microprocessor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KC80526GY001256S L54F 制造商:Intel 功能描述:MPU Pentium
KC80526GY650256 制造商:Rochester Electronics LLC 功能描述:- Bulk
KC80526GY6504JY 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intel 功能描述:
KC80526GY850256S L547 制造商:Intel 功能描述:MPU Pentium 制造商:Intel 功能描述:MPU Pentium? III Processor 64-Bit 0.18um 850MHz 495-Pin BGA2
KC80526GY850256SL547 功能描述:IC PENTIUM 3 1.6V 850MHZ 495-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤(pán)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*