- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369586 > KC80524NY450128 Microprocessor PDF資料下載
參數(shù)資料
| 型號： | KC80524NY450128 |
| 英文描述： | Microprocessor |
| 中文描述： | 微處理器 |
| 文件頁數(shù)： | 29/81頁 |
| 文件大小： | 598K |
| 代理商： | KC80524NY450128 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁
Mobile Intel
Celeron Processor (0.18μ) in BGA2 and Micro-PGA2 Packages
Order Number#249563-001
Datasheet
29
Table 15. GTL+ Signal Groups AC Specifications
1
R
TT
=
56
internally
terminated to
V
CCT
;
V
REF
=
2
/
3
V
CCT
; load = 0 pF;
T
J
= 0°C to 100°C; V
CC
= 1.10V ±80 mV or 1.35V ±100 mV or 1.60V ±115 mV; V
CCT
= 1.50V ±115 mV
Symbol
Parameter
Min
Max
Unit
Figure
Notes
T7
GTL+ Output Valid Delay
0.2
2.7
3.4
ns
Figure 7
Note 6
Note 7
T8
GTL+ Input Setup Time
1.2
ns
Figure 8
Notes 2, 3
T9
GTL+ Input Hold Time
0.80
1.2
ns
Figure 8
Note 4, 6
Note 7
T10
RESET# Pulse Width
1.0
ms
Figure 9,
Figure 10
Note 5
NOTES:
1.
All AC timings for GTL+ signals are referenced to the BCLK rising edge at 1.25V. All GTL+ signals are
referenced at V
REF
.
RESET# can be asserted (active) asynchronously, but must be deasserted synchronously.
Specification is for a minimum 0.40V swing.
Specification is for a maximum 1.0V swing.
After V
CC
, V
CCT
, and BCLK become stable and PWRGOOD is asserted.
Applies to all core Vcc other than 1.10V
Applies only to core Vcc = 1.10V
2.
3.
4.
5.
6.
7.
Table 16. CMOS and Open-drain Signal Groups AC Specifications
1, 2
T
J
= 0°C to 100°C; V
CC
= 1.10V ±80 mV or 1.35V ±100 mV or 1.60V ±115 mV; V
CCT
= 1.50V ±115 mV
Symbol Parameter
Min Max Unit
Figure
Notes
T14
1.5V Input Pulse Width, except PWRGOOD and
LINT[1:0]
2
BCLKs Figure 7
Active and
Inactive states
T14B
LINT[1:0] Input Pulse Width
6
BCLKs Figure 7
Note 3
T15
NOTES:
1.
PWRGOOD Inactive Pulse Width
10
BCLKs Figure 10 Notes 4, 5
All AC timings for CMOS and Open-drain signals are referenced to the BCLK rising edge at 1.25V. All
CMOS and Open-drain signals are referenced at 0.75V.
Minimum output pulse width on CMOS outputs is 2 BCLKs.
This specification only applies when the APIC is enabled and the LINT1 or LINT0 signal is configured as
an edge triggered interrupt with fixed delivery, otherwise specification T14 applies.
When driven inactive, or after V
, V
and BCLK become stable. PWRGOOD must remain below V
from Table 12 until all the voltage planes meet the voltage tolerance specifications in Table 9 and BCLK
has met the BCLK AC specifications in Table 13 for at least 10 clock cycles. PWRGOOD must rise glitch-
free and monotonically to 2.5V.
If the BCLK Settling Time specification (T60) can be guaranteed at power-on reset then the PWRGOOD
Inactive Pulse Width specification (T15) is waived and BCLK may start after PWRGOOD is asserted.
PWRGOOD must still remain below V
IL25,max
until all the voltage planes meet the voltage tolerance
specifications.
2.
3.
4.
5.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KP80524NY450128 | Microprocessor |
| RH8053GC017512 | Microprocessor |
| RH8053GC021512 | Microprocessor |
| RH8053GC025512 | Microprocessor |
| RH8053GC029512 | Microprocessor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KC80526GY001256S L54F | 制造商:Intel 功能描述:MPU Pentium |
| KC80526GY650256 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| KC80526GY6504JY | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intel 功能描述: |
| KC80526GY850256S L547 | 制造商:Intel 功能描述:MPU Pentium 制造商:Intel 功能描述:MPU Pentium? III Processor 64-Bit 0.18um 850MHz 495-Pin BGA2 |
| KC80526GY850256SL547 | 功能描述:IC PENTIUM 3 1.6V 850MHZ 495-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。