- 您現(xiàn)在的位置：買賣IC網 > PDF目錄17112 > EVAL-ADUC834QSZ (Analog Devices Inc)KIT DEV QUICK START ADUC834 PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADUC834QSZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 37/80頁 |
| 文件大小： | 0K |
| 描述： | KIT DEV QUICK START ADUC834 |
| 標準包裝： | 1 |
| 系列： | QuickStart™ 套件 |
| 類型： | MCU |
| 適用于相關產品： | ADuC834 |
| 所含物品： | 評估板，線纜，電源，軟件和文檔 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
REV. A
–42–
ADuC834
Table XIX. WDCON SFR Bit Designations
Bit
Name
Description
7
PRE3
Watchdog Timer Prescale Bits.
6
PRE2
The Watchdog timeout period is given by the equation: tWD = (2
PRE
(2
9/f
PLL))
5
PRE1
(0
≤ PRE ≤ 7; fPLL = 32.768 kHz)
4
PRE0
PRE3
PRE2 PRE1
PRE0
Timeout Period (ms)
Action
00
15.6
Reset or Interrupt
00
01
31.2
Reset or Interrupt
00
10
62.5
Reset or Interrupt
00
11
125
Reset or Interrupt
01
00
250
Reset or Interrupt
01
500
Reset or Interrupt
01
10
1000
Reset or Interrupt
01
11
2000
Reset or Interrupt
10
00
0.0
Immediate Reset
PRE3–0 > 1001
Reserved
3
WDIR
Watchdog Interrupt Response Enable Bit. If this bit is set by the user, the watchdog will generate an
interrupt response instead of a system reset when the watchdog timeout period has expired. This
interrupt is not disabled by the CLR
EA instruction and it is also a fixed, high-priority interrupt. If the
watchdog is not being used to monitor the system, it can alternatively be used as a timer. The prescaler
is used to set the timeout period in which an interrupt will be generated.
(See also Note 1, Table XXXIX in the Interrupt System section.)
2
WDS
Watchdog Status Bit.
Set by the Watchdog Controller to indicate that a watchdog timeout has occurred.
Cleared by writing a 0 or by an external hardware reset. It is not cleared by a watchdog reset.
1
WDE
Watchdog Enable Bit.
Set by user to enable the watchdog and clear its counters. If a 1 is not written to this bit within the
watchdog timeout period, the watchdog will generate a reset or interrupt, depending on WDIR.
Cleared under the following conditions, User writes 0, Watchdog Reset (WDIR = 0);
Hardware Reset; PSM Interrupt.
0
WDWR
Watchdog Write Enable Bit.
To write data into the WDCON SFR involves a double instruction sequence. The WDWR bit must
be set and the very next instruction must be a write instruction to the WDCON SFR. For example:
CLR
EA
; disable interrupts while writing
; to WDT
SETB
WDWR
; allow write to WDCON
MOV
WDCON, #72h
; enable WDT for 2.0s timeout
SETB
EA
; enable interrupts again (if rqd)
WATCHDOG TIMER
The purpose of the watchdog timer is to generate a device reset or
interrupt within a reasonable amount of time if the ADuC834
enters an erroneous state, possibly due to a programming error,
electrical noise, or RFI. The watchdog function can be disabled
by clearing the WDE (Watchdog Enable) bit in the Watchdog
Control (WDCON) SFR. When enabled; the watchdog circuit
will generate a system reset or interrupt (WDS) if the user program
fails to set the Watchdog (WDE) bit within a predetermined
amount of time (see PRE3–0 bits in WDCON). The watchdog
timer itself is a 16-bit counter that is clocked at 32.768 kHz. The
watchdog timeout interval can be adjusted via the PRE3–0 bits
in WDCON. Full control and status of the watchdog timer
function can be controlled via the Watchdog Timer Control SFR
(WDCON). The WDCON SFR can only be written by user
software if the double write sequence described in WDWR
below is initiated on every write access to the WDCON SFR.
WDCON
Watchdog Timer Control Register
SFR Address
C0H
Power-On Default Value
10H
Bit Addressable
Yes
相關PDF資料 |
PDF描述 |
|---|---|
| EVAL-ADUC847QSZ | KIT DEV QUICK START FOR ADUC847 |
| GBM24DTKT | CONN EDGECARD 48POS DIP .156 SLD |
| EVAL-ADUC7026QSZ | KIT DEV FOR ADUC7026/7027 |
| GEM36DSXS | CONN EDGECARD 72POS DIP .156 SLD |
| GBM18DSAI | CONN EDGECARD 36POS R/A .156 SLD |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADUC836QS | 制造商:Analog Devices 功能描述:MCU 8BIT 8052 CISC 62KB+4KB FLASH 3.6V 48LQFP - Bulk 制造商:Analog Devices 功能描述:KIT- ADUC836 DEV SYSTEM |
| EVAL-ADUC841QS | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU |
| EVAL-ADUC841QSP2 | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU |
| EVAL-ADUC841QSPZ | 功能描述:KIT DEV QUICK START ADUC841 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:QuickStart™ PLUS 套件 標準包裝:1 系列:PICDEM™ 類型:MCU 適用于相關產品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，線纜，元件，CD，PICkit 編程器 產品目錄頁面:659 (CN2011-ZH PDF) |
| EVAL-ADUC841QSPZ | 制造商:Analog Devices 功能描述:Silicon Manufacturer:Analog Devices C |
發(fā)布緊急采購，3分鐘左右您將得到回復。