- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄357780 > EM6617VVVST11A 4-BIT, MROM, 0.032768 MHz, RISC MICROCONTROLLER PDF資料下載
參數(shù)資料
| 型號： | EM6617VVVST11A |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4-BIT, MROM, 0.032768 MHz, RISC MICROCONTROLLER |
| 封裝： | STICKY TAPE |
| 文件頁數(shù)： | 38/66頁 |
| 文件大?。?/td> | 759K |
| 代理商： | EM6617VVVST11A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當(dāng)前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
EM6617-1
EM Microelectronic-Marin SA , 3/99 Rev. B/258
38
12. Supply Voltage Level Detector
The EM6617-1 has a built-in Supply Voltage Level Detector (SVLD) circuitry, such that the CPU can compare
the supply voltage against a pre-selected value. During sleep mode this function is inhibited.
The CPU activates the supply voltage level
detector by writing
VldStart
= 1 in the register
RegVldCntl
. The actual measurement starts on
the next Ck[9] rising edge and lasts during the
Ck[9] high period (2 ms at 32 KHz). The busy
flag
VldBusy
stays high from
VldStart
set
until
the measurement is finished. The worst case
time until the result is available is 1.5 Ck[9]
prescaler clock periods (32 KHz -> 6 ms). The
detection level must be defined in register
RegVldLevel
before the
VldStart
bit is set.
During the actual measurement (2 ms) the
device will draw an additional 5 μA of I
VDD
current. After the end of the measure the result
is available by inspection of the bit
VldResult
.
An interrupt
IRQVLD
is send to indicate the end
of measure. If the result is read 0, then the
power supply voltage was greater than the detection level value. If read 1, the power supply voltage was lower
than the detection level value. During each read while
Busy=1
the
VldResult
is not guaranteed. The interrupt
request can be masked (default) (
MaskIRQVLD
bit).
12.1 SVLD Register
Table 12.1.1 register
RegVldCntl
Bit
3
2
2
1
0
R*; VLDResult is not guaranteed while VLDBusy=1
Name
VLDResult
VLDStart
VLDBusy
VLDlevel1
VLDlevel0
Reset
0
0
0
0
0
R/W
R*
W
R
R/W
R/W
Description
Vld result flag
Vld start
Vld busy flag
Vld level selection
Vld level selection
Table 12.1.2 Voltage level detector value selecting
Level
Level1
Level2
Level3
Level3
VldLevel1
0
0
1
1
VldLevel0
0
1
0
1
Typical voltage level
2.2
2.5
3.0
3.0
Figure 28. SVLD Timing Diagram
VBAT =V
DD
Compare Level
Ck[9] (256 Hz)
CPU starts
measure
Busy Flag
Measure
1
0
Result
Read Result
SVLD > VBAT
SVLD < VBAT
CPU starts
measure
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EMCL12M2H-187.5103MTR | CRYSTAL OSCILLATOR, CLOCK, 187.5103 MHz, LVPECL OUTPUT |
| EMDS22N2J-156.250M | CRYSTAL OSCILLATOR, CLOCK, 156.25 MHz, LVDS OUTPUT |
| EMDS23C2H-10.000M | CRYSTAL OSCILLATOR, CLOCK, 10 MHz, LVDS OUTPUT |
| EMDS23E2H-77.760MTR | CRYSTAL OSCILLATOR, CLOCK, 77.76 MHz, LVDS OUTPUT |
| EMIF4-100FCD4 | EMI FILTER/TVS ARRAY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EM6617WP11 | 制造商:EMMICRO 制造商全稱:EM Microelectronic - MARIN SA 功能描述:Ultra Low Power Microcontroller with ADC AND EEPROM |
| EM6617WP27 | 制造商:EMMICRO 制造商全稱:EM Microelectronic - MARIN SA 功能描述:Ultra Low Power Microcontroller with ADC AND EEPROM |
| EM6617WS11 | 制造商:EMMICRO 制造商全稱:EM Microelectronic - MARIN SA 功能描述:Ultra Low Power Microcontroller with ADC AND EEPROM |
| EM6617WS27 | 制造商:EMMICRO 制造商全稱:EM Microelectronic - MARIN SA 功能描述:Ultra Low Power Microcontroller with ADC AND EEPROM |
| EM6617WW11 | 制造商:EMMICRO 制造商全稱:EM Microelectronic - MARIN SA 功能描述:Ultra Low Power Microcontroller with ADC AND EEPROM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。